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ABSTRACT 
Thie paper eonaider11 an alternate approach to pre-
sent large computer oystoroe-tho multiple computer. By 
uein~ a multiplicity of minicomputero properly inter-
connected, it is po33ible to produce a system that per-
. . forms aa well as, if not better th3n, a large rnac l1 l ne. 
Thie new eyetem will be more economical, more reliable, 
more flexible, and more efficient than present big 
machines. Cost reduction is achieved by taking advan-
tage of the minicomputer market, where computing per-
formance per dollar is lowest. The multiple computer 
employs a 'working spare parts• concept. Thus, even 
though a processor or memory might fail, the system 
will not have to shut down. A modular system also pro-
vides for easy system expansion and contraction, to 
' coincide with the needs of a computing center. Pro-
cessors, memory, and I/0 may be added and deleted very 
. 
easily, without any major changes in system software. 
Since this system will not use I/O controllers or other 
'special purpose• processors, the system may be dyna-
mically reconfigured to apply computing po~er,to best 
meet the needs of the workload. 
.. 
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ft• apec1f1e eyatftl bllng propo1ed .. , ha•• ap to 
)2 procnonorn and 128 raer.aory ao·dulo1 and I/0 module,. 
• \Jnlqun Bun:1,~n aro uoed to allow any pro-
r:""1 (-. .) ~~ l, ...... "'r·- >i. .,. 
i-·-4 • ' ,- l .. ~.., ... I' 
. 
·~ - ·r· .. ( \ I 1 -·· : J. '.' ·. ... ·~ , . : ' ~ . ' 
,.) .... . . I . ., "· • • ... I.. • 
haa an addressing siie equal to the entire pri~1.ry 
and socondnry capacity of tho eyatem. Another opee1al 
feature incoroorated in this multinle 
. 
C OrnrL. ~,, t-(1r'" ,J..i • • tu. ~ ·._..., .4.. '. ·h 13 ;.,. e 
Exe cu ti ve Interrupt Bus so that an:r proc cs3or, memory 
module, or I/0 unit may make a direct request to the 
Executive. The Executive m.ay be run on any pro,c essor( •), 
therefore, the system is symmetric, no processor is 
(permanently) master over another. Transfer of data 
to and from main memory is processor initiated by the 
Executive and takes place via a direct link between 
an I/0 unit and a memory module. The Executive is 
capable of configuring the system to apply computing 
power where it is needed. The system has been de-
signed to employ as much presently available equip-
ment as possible, special purpose .hardware is needed 
to perform address conversion, processor to memory 
interconnection, and an elaborat~ interrupt system. 
This equipment is not very complex and may be readily 
designed and built. 
.. 
lffTRODUCTIOft 
Thn oc op,e or data proeeea1 ng tank a h11ve l n,creaeed 
0 V. ft.·-· r t \.l •. l ,. , " I ' . . 1· t t '.d t I 1-. .• ~ t ' , • • , ,.~ t •. ' 3 f' , ' • ~<\, { • l '; :, • 1 • l 1J J "" • l .. : ~ \ ... 1 1,.,, \r, 1"'f • ., ~ t • I • \. .... , .i 1; 1. , • \_,j ·- • • .,l. ~ . .J • i -. \ .\ ; 
.f ~ ~ 
81 .. n of t\'\fl compU· •r•r'"J' riror(t''J') i r- ,-., • ;"' ·i ; .... ,· Y"""'''l..: ('f"I to 
. £,ti; ·,i•-, l..s.4.-· }"' .·'-,,•·•.a.i,{c 1 :..,,;l.J.,,. +ii* ••'•'•·-.,,,.,J,i · 
increase also. Present large computer oyatcm3 conaiat 
of one or two proceasin~ unite, a large mass random 
acce8s rn0mory, a control unit, and a conglomerate of 
per i pher::-11 d t') V 1· C e. q ,'"1_. r··1 ri C O 't' f· ..,.... n 1 1 -. r 0 
._. _....,, U, '- 1,L-.L ~J .... _ .t • The size ' ar;e1 com-
plexi ty of these large systems has gro·~n such that it 
often takes a team of experts to fully understand and 
operate these machines. Despite this growth, there 
has been little change in the basic computer, in-
creased performance usually has been obtained by paral-
lel processing techniques and faster units. Due 
to the complexity and cost of these larger machines, 
only a handful of companies have been able to market 
them. By considering an alternate approach to the 
computer systems - a system of computers - the same 
data processing activities may be carried out using a 
,, 
differentf less complex, set of co~ponents without 
sacrificing performance. S-uch a system may well be 
less expensive and within the resources of a small, 
independent organization. 
The concept of a system of computers (multiple com-
' 
puting) is not new. During the past fifteen years many 
t 
such machines have been proposed and built. Some of 
-)-
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proc o :JD orn. Theun 
and tho aearch !or an economical multiple computor con-
tinues. Thie paper propoaoo that m1n1computern, proper-
ly ir1tercor:nec tod, can fonn the 'ba1ie !or an econom1aal, 
h 1 uh r • 1~ f ( .. ) ..,~rr., .,,., r" ri B· , r n t, nm ,-.. -- .t) t. ' -- J,, . .i.._ : j ~ (.l.. .- ~ -._J • • - J ... J ~.... . • 
Before proceeding further, several terms will be 
defined, M~ltiorogrammipg ie the interleaved execution 
of multiple programs. A proceaaor'a time ie shared by 
many programs operating sequentially. To implement 
multiprogramming, algorithms are needed to arran~e the 
handling of the workload (which progr~ms will be given 
priority and which must wait). If multiprogramming is 
incorporated in a generalized manner, it should not make 
any difference how many processors are being employed 
to do the work. Multiprocessing implies the simultane~ 
' 
ous processing by two or more relatively· independent 
• i 
I . 
arithmetic-logic units (processors), Muttiprocessing 
requires algorithms which prevent conflict between 
processors, overcome failure in equipment, and balance 
loads. There are two basic ways to implement multi-
processing. If one processor is in control of the rest, 
a Master/Slave configuration is set·up. Generally spe-
aking, this method simplifies hardware at the expense 
~ 
of flexibility. 
' . (' 
Another name often given to this type 
-4-
' . 
' 
' 
. '. 
. ;fl . . 
. ~. ' ... 
ot op,orat1on in a D1rttct Cour1lnd nynt,,m. An altttrMt1ve 
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haa the nb111ty to executo operating oyotem !ur.ctions 
1n addition to tho program load. Input - output devlcea 
•yo· +-p,., ... \.,) 
u "''······ .,,,l_, 
,,. 'y~ () (" p q Ci! (c") r Cl :fi ') '.r }\ p 
~._,.,• .L, ~ -, ·-c~ • \ ) l ') ,_ \) l ( J \,_._-l f ~J __ ; 
; ... 
bye eharod bulk file or by a direct path between the 
core memories. Furthermore, multiprocessing can ex1at 
at two extremes. At one extreme, each processor ia 
opornting, almost independently, on a separate program. 
Very little interprocessor communication is needed in 
this setup. At the other extreme ie the case where 
the two processors are operating simultaneously on the 
same program. This involves complex communication between 
the processors. For the purposes of this paper, multi-
processing will be used only in the first sense where 
no two processors will be working on the same program. 
Multiple processor system is one which has ,more than 
J 
one processing unit capable of performing arithmetic 
and/or logical operations. If all processors are iden-
I 
tical, then such a system is termed a multiple computer. 
The interconnection of processing units in a multiple 
computer can range from a simple connection via the 
input~ output lines to a highly connected system in 
which several processing units are set up on an integrated 
• 
basis, ... ' .. 1 
-s-
.. 
,)o, . ,,, 
. ' . 
. ,. 
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IRtlYATIQNS 
There are aeveral aot1vat1on1 for dividing the wort-
load of n lnr~e computer into sevPrnl omallor computers. 
liablo. By employing many, identical unit3, failure of 
one would not cause the entire eyatem to shut down. The 
system should alao be expandable, as the user's needs 
grow, t}1e system should also. Ar,ain, the modu1ar cons-
truction of the multiple computer system is believed to 
be easier to expand to suit the user's needs than 
are present day computers. Of course, this new system 
should be applicable to the same class of pro~lems that 
present machines can solve. However, it is believed that, 
since the actual computing has been decentralized, the 
multiple computer may be~ter adapt to an individual's 
need. Users who need only the services of a small computer 
will be at home when using the multiple computer. The 
com.rnuni ty of users of s·uch a system. should be larger 
than that of present large machines. 
A multiple computer should b~ able to provide for 
more economical handling of the workload of the comput-, 
ing center. If there is a large volume of input - out-
put data to be processed, more units can be assigned to 
the handling of this data. In- this way, peak load per-
iods may be handled more efficiently. System performance 
-6-• 
• 
ehould bo 1aprovod, nlnco tho 1yntom can bo tunod to •••t 
in~ contnr dooa not have to buy more co:npat1ng power 
thnn it n~nd3. Tho nvntom nhould bo nbl~ to adapt itaolf 
~ , 
t O t .... . .. r ,· · , 1 , - '"' ·• . 1., i , f ,! .., I ) ,_ , J. ( , ·-l , l. ..., ' , 'r I p ··., J p-, • t t + } I • . • • 1 l . . \. j, ( J (; iv • • ' l '-· ;. .... 
• 
a broader problem cla3o efficiently. That ia to say, 
the overall eysteffl efficiency may be able to stay relative~ 
ly constant even though the type of problem that the 
Finally, a rnul tiple computer of'fers a high degree 
ot protection. By dividing instructions and assigning 
unique units, it is possible to prevent one program 
trorn altering or destroying the contents of itself or 
of other programs. 
, 
• 
.. 
• 
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RBJICIIVES 
Clonnly related to the aotlvatlon,e tor lmple11entlng 
a multiplo co~putnr nr~ the objoct1v~o of ~uch n nyotem. 
a 1 p;n r1 c om J) t1 t rt r o y 3 t em • h i c r1 i n c n pa ·b 1 o o f po r :: o r:n i r: r~ 
the same taeks a9 present large machines at a consider-
able coot reduction. Since present computers are in ex-
1 _i '· ' , • · ...,.. . · .. n ·· ., . ,. r- . o c• · ,..... B 1.. e rt c e a . i (1 c.i. a l, ;i n r o '"' e ., . , 1 r . , . 
. . 
jobo are already well defined, 
the multiple computer would not be practical 
if it were not cheaper. Of course, inherent in the de-
sign of this system are many features which make it 
more versatile than present day systems. These concepts 
will be outlined in this section. 
The design objectives cover a broad area of computer 
functions. Compared to present machines, the multiple. 
computer should be developed so that it will afford better 
availability, adaptability, expansionability, reliability, 
flexibility, and capability. The system should provide 
better protection and faster work load turnover. These 
topics will be elaborated upon belpw. 
To increase its effectiveness, a computer system must 
be available for as much time as possible. The 
most that can be expected from a system is that it is 
,, 
running at one hundred percent utilization all of the time. 
But, what happens it there is a hardware error? The system 
-8-
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1hould be able to be dynamically reeontlgur1d into a work-
1 n Cf (" ' O ., • r ~. ... . V > ••. ! ' •. j .. •i ( ., ·• ,,,-... • ~ .... .j. ... ~'i. ,If""- tl. \..,, ..i,.. .). i 
• .. ·'l 
·., ~1 ~ w ~- 1 1 c; ...-r"l'"""'~ .. ,,.f'·,•- *h<"' d 1· ...... \-1 l•'l.d co•-v •• ·t loo "" ,i, .. ...... -· ..... • • • ... ,l io.; i w ' ' • '- \,.,,- i J - .... J ,_.1. l .. , ' . ,. ,., . . Wit 
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• • > 
full capmbil1ty, it io utill r1blo ... .,.. + . . 1..0 .,.unc 1,,,lon. Critical 
eysto~ availability may be quite 1nportant to some com-
puting canters. Thia concept implies that, when a hard-
ware~ failur--c~ occur:J, the u8er can be asaured that his 
critical jobs will still run. So, the systcr:1 mu3t be 
reconfigured from the components that have not failed. 
An adaptable ayatem should be able to adjust itself 
to meet most efficiently the demands being placed upon 
it. This means that the system monitor should be able 
to determine what resource, if any, is most burdened by 
the present load. '?hen, the system should signal the 
operator so that he will reconfigure the system in order 
to efficiently alleviate the conditions. This might 
arise, for example, if there are a lot of compute-bound 
jobs being processed. What the syst~ms operator must 
do is to reassign another processor from performing input-
• 
output operations (for example) to.processing jobs. By 
increasing the number of precessors working on the job 
mix, more computation time is available and faster turn 
around time may be expected. A more elaborate operating 
system would perform the.reassignment without the neces-
sity of operator intervention. The executive system 
-9-
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' 
coald perlodloally aonl tor th• co•put1r workload and, •htn 
a aet or cond1t1on1 haYe been aet, lt could reaaa1gn proo-
ceasoro. or courne, thtt oyotomo oporator o~.ould have the 
A 8 "1111 ri. n (. i .~ fJ r"' ll ' 1 n r. I. i p· ,. ~ f1 'J ~ c ! ' ,.1 1 ~ , ii rn ll l ,.. ; " . ·, ' ~ C O m p U t a r 1"t (.I. •J • • '- • . ,. } , ) f .J. ~ . 'f •· J L4 , ) . .I. f f U -•! ,>.. I,., .I.. i -·· '-· 'O' 
~' . 
ehould he a1mpla to expand eo that tho system will able to 
expand (and contract) easily along with the work load of 
the computing center. This means that, if a larger 
eystPm is desired, it need not be expanded in such a large 
increment that it provides capability beyond needs. Quite 
the opposite, the eyatem should be able to follow quite 
closely the center•s needs. In addition, any change in 
the system should be invisible to the user. No new user 
programming or user operating knowledge should be required 
whenever a change is implemented. System expansion 
should involve little changes in the operating system 
software, in fact, expansion may be considered as another 
facet of reconfiguration. This implies that programs must 
be written so that they are independent of system configu~ 
ration. 
Several features should be added to the system in 
order to provide for increased reliability. As was dis-
cussed previously, switchover and recovery features are 
necessary for increased availabilitya however, in order 
to determine that an error ha1;1 occurred, built in error 
" . 
-10-
.. 
detection and. it po111ble, error correction equ1p•ent 
ehould bo addod. Slnce duplicate equ1p•ent 11 available 
1 n t :1 , · :r: \1 l t i ;, l o c om T" u t ft r , or r or de t o c t 1 on may b o fa c 111-
t n t f' t1 '('I ' r l: , , i r. . .. t";I, ··.· . . _,, r A. ,) ,. I ' f ' 
.. t h 1 "• P X O C U -
tlve routlnc:1, errora m:1y be monitoreci to dt!tct·:-:--.::J~ 
their severity, Another aapect of oyetema reliability 
is performance monitoring. Diagnostic pro,?;rame can be 
run J)er iod i.cally, by one of the processors, in order to 
determine marginal conditions and to improve maintenance 
tacllitiee at the computer installation. 
In order to better meet the needs of the user popula-
tion, the system should be flexible. The combined soft-
ware - hardware of the machine should provide for virtual 
addressing capability. There should be an addressing 
potential independent of main memory size and limited 
only by available secondary memory. The user should be 
unaware of any address transformations which must be 
performed. Coupled quite closely with this is the need 
for adequate protection of a user both from his own errors, 
where possible, and from outside intervention. 
One advantage that should be employed in the multiple 
·computer is that the problem state and the supervisor • 
state can be easily separated. By dividing the processors 
so that some may operate. only in the problem state, some 
in the supervisor state, and some in both, increased pro-
tection can be simply afforded. Hopefully, protection can 
-11-
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be built into the ay;1tet1 ln a un1tona aanner. It 1hould 
not juot be nppllod to apec1f1c 11tuat1on1. 
The mult~µlo computer n1Bo muot ho able to 1ervice 
frequent but dedicatod uae of a J)rocc~:;uor 1'or ur:11rt J)er-
lode of time, The equipment can be connected to the 
high priority interrupt lines of one of the minis. The 
computer can then perform its normal taoks until the 
equipment needs to be serviced. Then, the mini can put 
aside the task that it ia executing to respond to the 
request for service. In this manner, different aspects 
of a user's shop may be tied into the central computer. 
The computing center can observe and control the organi-
zation. Such centralization has become very popular in 
many large companies. When different aspects of produc~ 
tion are performed and/or monitored by the mini, manage~ 
ment can get a better idea of how well their techniques 
are working. The centralization of. this type of data 
and control functions is even a greater boost to manage-
ment and the multiple computer ha~ the ability to effici-
ently perform this activity. 
The system must be compatible with standard com-
puting peripherals such as tape drives, disks, ppinters, 
and card readers/punchers. In addition, since we are 
J 
dealing, basically, with minicomputers, the system should 
-12-
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a.llow 1teelt to be conn•cted to Independent hardwar•, aueh 
aa =1iht be 1nvolvad in non-computer related data ~nthor-
t o d a y ) 1 t w i 11 i Tl './ o 1 V' o n o ;1i n n o f t ._.. ti r· e =-:-. ( , ! i :· i c :1 t : .. 1 . ~1 • T he 
resulting achievement will be far renchin~. This would 
mean that a ecientiet la capable of gathering data in hie 
laborator.y· aricl, if ho ie connected to one of the minis, 
he will have this d3ta available on n "lar~e computer• 
~ 
immediately. No data corlveraions will bo rec1t1ircd. 
Whatever data is obtainable by a mini will be, by using 
the multiple computer, also available on 
1
a· system with a 
large instruction set and standard programming languages. 
This could open up an entirely new area of applications 
for the multiple computer. 
Consideration must be given to the speed of the 
system. The minicomputer is slower than most of today's 
central processing units; however, with respect to the 
workload of the computer center, the overall job turn-
around time can be reduced by using a multiplicity of 
minis. Thus, a highly compute-bound job which will take 
fifteen minutes on a present computer may tie up one of 
the minicomputers for well over an hour. Such a job 
will degrade system performance while it is running, but 
. 
the computing center can still get out a day's work as 
{ 
fast as a large machine. The important parameter to be 
-13-
oonaldored in a conputlnp; center'o oporntlon la thn turn 
around time or each job ... , thOtlf~h . ob evor1 rt l, -·,H ,.,,...,., r~ 1:, ~·,y • 
"' 
• ~ Ii ~- ... , ., '.'-.. ' =s..,1, 
•"' " 
the CPU for an extended period of time f tho pro{!;,rao.mor 
la mo3t concrrr:cd about the elapaod time botweon leaving 
l ... f ' .. 
cl r [ 1 1""' I~ (' (> .' 'If '\ r··, C., fl. 1 <;' ( l l ,I, 'r"'> l ' ,t.. 
, .1. , • ·, .. - ~ t. _,> ""-.•' _.. " L • f' • .... ....) . 1 _ L• \ ) \,_A. L, t 
. To be compe-
titive, on a compariso~ basis, the C I"\_,....,,+ f'l"" l._) • .. .. 11,.. I >, -4 I.,# '. -, 4-, 
muet be able to be as fast, if not faster, than present 
systems in turning out a day's work. 
So far, the foasibility of performing time-sharing 
operat.ions on the multiple com;)u tcr }1as not been discus-
sed. To extend the basic configuration to a time-shar-
ing system does not appear too dificult. In most pre-
sent day machines, enacting direct conversational pro~ 
gramming involves making all jobs entered in the batch 
mode run as background jobs. The time-sharing requests 
receive highest priority and other jobs are run to oc-
cupy the computer between user requests. This is, of 
course, a necessity because an on-line operator re-
. 
quires almost immediate response (if the system is to be 
usefull) and the one or two processors being employed are 
necessarily busy. If a multiple computer is used, an 
additional processor (or more) can be added to perform 
the time-sharing housekeeping. The interactive laguages 
that the time-sharing terminals will use can be pro-
grammed on the additional. ·minis (which also take care of 
-14-
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the tenalnal 1·ntertace1) and the object program run can 
be performnd on any of the mlnia w1th 11ttlo nffoct on 
th@ o:."n t•'rr. 1 oncl. The pr 1 or 1 ty oy!ltem that le oe t up 1a 
d A p f l 'r", , : , I -. t (l 'r t h fl 1;...': .. j it. •• """ .. ' ~ ' y l ' _,,. C O ,.,., ... _ .. i 'l t ; ..,. ,.·· -r (: ') ..,._ .. p,,... J ),,) ,, 11 I !-' \, V ... • • t ' . • \ .. l • \.. -· ... L J 
t1me-!lharinf:, tho intoructivo proccsoir.,~ (·t't'hich :.u 
.. ' ' 
t·. e· ! ,,, 0- n -
,. d .J 
tial) will bo performed immediately. The processor time 
for job rune can be assigned on a priority basis, which 
le suitable for a large number of time-sharing users. 
This system of addinG on processors to enact time-
sharing is believed to be most effective. No reprogram-
ming of the old system is required and batch users will 
remain virtually unaffected. 
The multiple computer is potentially a very ver-
satile machine. In order to realize this potential, the 
machine should be designed so that the hardware is flexi-
ble. Additions and deletions should be possible without 
any major hardware modifications. The software for the 
system should also have the capability of being flexible. 
When a new component is added to the system either hard-
ware or software, the software mus~ not require any 
major overhaul. The simplier the changes, the more 
economical the system becomes. Therefore, the design 
requires maximum flexibility to increase versatility. 
Although the small processors must be interconnected, 
access to each individual.machine must still be possible, 
-is-. 
--
• 
' ·-':.. 
th• aatoaony of the lndlvldual uchln• 1Nlt be kept • 
• 
' 
To m,a}: o tho multiple computer competi tl •• l t auat b,e 
aore economical to own than present computers. The ini-
tial coet of the eyatem should be below its competitor,, 
· ""1'"', 'I rrr, +-· 0r(-..,. n .· . , • . .,.. .., . -h . . h ld t t e .. 1_..._n.1co ... ~Jt1.~-- .... J ...),4ou -"- J(. co ... ca 
. . 
tible1 thoy should have airnilar external connections and 
the same basic instruction eet. They should be upward 
compatible with the others. Downward compatibility 
should be allowed with respect to instruction cycle time, 
The interconnection between the computers should be aa 
simple as possible while retaining system flexibility. 
.. 
• 
.i: 
-. 
I, 
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The concept of multiple proceasora le by no mean, 
a now ono. s:l~J tP~!J tr1nt have br~en proposed and 
Six ouch ayatema will be described, PILOT, GUS, LJ825, 
C .mmp, I BJ~ 360-67 and CDC 6600. Each eyetem was chosen 
because of unique concepts employed in the design of 
the unit. Of these six, only C.mmp ia a minicomputer 
baaed multiple computer. 
PILOT 
The PILOT data processor often has been cited aa 
representing the first practical ralization of a mul-
tiple processor system. This machine was designed by and 
operated at the National Bureau of Standards in 1959. 
It was planned to be a high speed computer system, in 
order to handle the demands being placed upon it. To 
achieve speeds higher than the then present systems, 
a design of three interconnected processors was incor-
porated. This idea was used to .achieve rapid processing 
of data and, equally as important, to obtain multi-
• 
ple I/0 channels for a rapid transfer of data to and 
from the system. The external communications were also 
designed for extreme flexibility in order to handle 
a variety of problems •. The system was designed for 
use on scientific data, language translation, 
-11-
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automatic control of electrical or mechza.n1cnl ffQuip-
• en t , ,, n d n. u to rnn t i c c o r=tm u n 1 c n t 1 on • 1 t h o tho r 1 ri c! o p e n -
dent data proce~oora. 
dl•ldea the work among three 
d 1 f f ., ... r i' l r· .j, ' I ... -. ( 1· ·~ r r 1 p r i i .• r r i (• r·· t " .. ,.... r: C (• 1'"'1 q r\ ,.... •·1 ~ .. ""' c· h p r O C e e -~- . . , . \., (. l , , • .L j l · < . f • , , L , • \,, ~ J.. · .,- - · , .. ) , J \ } A,. < .. J • ._ ;· t,,l ,,• . . . . . · .. · · 
aor ie 3tructurod to ootiMi~c the ncrfor~a~ce of its .. . 
apecialized machine functions. The primary compu-
ter performs the basic computing functions such aa 
arithmetic operation3 whilo the secondary computer 
carries out essential houookerpin~ for tho primary 
computer. Finally, a third processing unit is employed 
to perform all input-output operations. These three 
units operate concurrently and cooperatively on the 
solution of one problem. ~1ul ti programming is not 
employed. All three processors can work on memory 
and can carry out individual tasks on this nemory. 
Of course, intercommunication between processors is 
a necessity and the PILOT system employs a fairly 
.elaborate (for its time) system for control of this 
communication. 
Figure 1 shows the internal units of the PILOT 
system in a block diagram form. The arrows indicate 
the intercommunication lines between processors. These 
data paths are referred to as trunks. Information 
may flow concurrently and in either direction. To 
• 
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re,ulnto traffic flow alon~ these linea, there are 
A 1 ' t (.) ,..., -1 ·t \ r- .. .,. - n t r ) 1 ·1 q ""' i .-su __ .;·;. , .l t, C. (J .,._ ( ..._, ti.,, ,(1. 
computer hao the ri~ht 0 ,,. ~-1,~ J,. '"'· ,, • 
... 
avoid the necessity of programmer 1ntorvor,tion. There 
are thren clnssoa of conflicts that mny nrioe. Piret, 
time conflicts involve several units simultaneouely 
de rn and i n fl; a c c c s s to the s :1 rrH~ o t or z.1 r~ (? ·+ l 1 r, "\ I \.--4.,~ ". Secor.d, 
apace conflicts into which different units try to 
utilize the same storage locations for requests which 
are logically inconsistent. Finally, command conflicts 
are caused by program requests for busy peripheral 
devices. The messages being transferred along these 
data lines are quite important for system operation. 
There are four types of messages which are transferred 
between processors. These may be categorized aa data 
transfers, direct commands, status inquiries, and 
requests for action. The sending and receiving pro-
cessors each expect and execute a certain response, 
.depending upon the type of message. 
The most unique fe~ture of the PILOT system is 
the division of tasks among three processors. The 
primary and secondary computers each perform special 
jobs, but, as a team, they are capable of carrying 
out complex sorting and search operations. The pri-
mary computer executes th~ main program of the system. 
--20-
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It h11 aeee11 to the prlaary 1tora«• unit, upon •hlch 
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a.ry memory. Th 1 fl t he n n c C· r ti ... , r" r f I I . -~ U t..,. I * ,,,. <,. .. "" J 
to thie address and can alter it. In this way, a 
unique method of instruction jumping is accomplished., 
Tho system hol18ekc,cper, the 3econdary computer, has al 
its main purpose the execution o: 3peciali:ed oro-
cedures. These are, basically, automatic indexing, 
addreaa modificntion, and a counter for iterations. 
All of these tasks are performed for the main computer. 
The secondary computer also has a secondary storage 
unit with which to work. It can examine each instruc-
tion of the primary computer and can determine whether 
or not that instruction will be executed. 
. The third independent processing unit is the format 
controller. The specialized purpose of this unit is to 
inspect, edit, interpret, and.modify.any data which may 
enter or leave the system. This processor is under the 
control of the primary computer in executing its tasks. 
The unit is eq·uipped with several programs, among which ~ 
the primary computer selects one. The format controller 
has been made flexible enough so that it can be connec-
ted w.ith a wide variety ~r noncompatible peripherals • 
• 
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Thie unit 11 oupplled •1th 1nronut1on 10 th,at it aay 
antlclpoto tho nnodo of tho prlrriary cofflputtJr. In th1a 
way, it can hnve the data available when needed. 
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aay communicate with the outside world, Basically, it 
la a channel between a control panel (and diaplay) and 
the internal machine. Various ewitch aettlnga on the 
con~le are intorprotod by this unit Bo that computer 
control signals may be sent to the intorrial rnac}1i no. 
In this way, external signals can cause an interrupt 
to occur so that the computer may respond to external 
stimuli. PILOT may also supervise a wide family of ex--
ternal devices through this unit. 
--
GUS 
The general organization of tha GUS computer is 
shown in Figure 2. This machine was designed and built 
at the Argonne National Laboratory.to explore the pro-
-' blems imposed by a multiple processor system. The basic, 
configuration of GUS is two large-scale parallel compu-
ters, each with a large instruction set, interconnected 
via the Distributor to several input~output units and 
. 
• 
memory modules. The two main processors are called FLIP and 
-22--
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ther for special purpose processinR or input-output 
tasks. 
The GEORGE computer monitors and proce3ses inout 
• • • 
and o u t p u t • T o c om rn u r1 i c ,1 t r: \'I i ·t l1 t h e e x t <.! r· i C> r o f t i·1 I'! ~1 y s -
tem, sense and interrupt conditions are set by the GEORGE 
unit. Another job of GEORGE is to control the FLIP com-
puter. FIJIP does not contain ar1y inpu·t or outnLi·t .i r1str-
uctions and must rely on GEORGE. A bidirectional in-
terrupt (Figure 2) connects the two processors to carry 
control information. Since the GEORGE computer per-
forms peripheral comm·unication, all processor programs 
of data formating, converting, and sorting have been 
assigned to it. 
.. 
The FLIP unit was installed to carry out the majority 
· of th~ arithmetic operations. Its structure enables it 
to perform floating point arithmetic, integer arithmetic, 
and to exec·ute command and Jcontrol when necessary. A 
' 
set of control registers ·have been s·upplied to FLIP for 
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Da·t,1 trnr1smiasion and stora~o in OU$ ts accornpl lshed 
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eas:1 computer ace css to sci cnt i sts v1hosc equipment wi 11 
0 r 1· · r .).I"'~ 'l • : ··-)1·· -l _ 1 ; ..L ( . i i , , 1. l- - t 1 • 
unit is fJrov~cir:d ·to contr'ol the bulk ·tr'c1nsfcr of ir:.for-
mation for ·the sys·tem. Contained in the or,,r~11 block is 
bo·tr1 clrum and tape systems. The G:EOI<GE comouter ir,i-
& 
tiatcs transfer requests and OMtJI SlJ.f)ervises ·t,1em. 
GEORGE can mo21i tor the system through status and inter-
rupt information. In order to initiate a block trans-
fer of data, GEORGE plants the starting core and unit 
address and the n·umber of blocks to be transferred. 
To coordinate the exchange of information between 
' 
the different units, the Distributor (Figure 2) has been 
placed at the crossroads of the data paths. Any external 
I 
link to the memory m·ust pass through this unit, The 
system allows for seven independent requests for memory 
• 
to pass through at one time. However, easy expansion is 
possible. By providing_the Distributor, there is~no need 
for interaction between ~evices. Each device is capable 
! ,(, 
._, .. 
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Tho opor:1t in,~ nyotem for ,GUS employa pro,t:1'aa,1 •hlch 
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Plret 1s the input-output package for tho PLIP r~occnaor. 
Thia may be called by FLIP but it will run on GEORGE •• 
Tho next scrrnent of the operating system is the inter-
rupt control for GUS. This ls used to provide for the 
handling and stacking of interrupts of either machine 
initiated by the other, program faults, machine errors, 
or exhaustive equipment interrupts. It contains prog-
rams which run on either GEORGE or FLIP. Finally, the 
operating system has a segment devoted to stacking sys-
tem requests of OMNI. Since OMNI controls the bulk 
transfer of data, both FLIP and GEORGE have need of it. 
The supervisor controls the ordering of requests. 
The GUS computer was designed as a research tool 
for multiple computing systems. Th~ division of work-
load is not strict, but it does allow the system to 
take advantage of the specialities of each unit. An 
• 
interesting concept is the use of the Distributor 
to allow access to the entire memory by both the pro-
cessors and the peripheral units. 
~26-
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The D82S Nodular Dnta Proceaalnp; Syatc,r,,, •an de-
•lgned by Burroughs Corporation to provide a rnnch1ne 
for commnnd nnd control, eepocially euitod for a 
In order to achievo ouch a 
are eyetem availability, adaptability, and expandability. 
Each of theaa criteria tend to dictate a unique as-
pect of the ayatem which must be lncorporatod in the 
design. The availability requirement implies a de-
centralization of computing units. As jobs require 
service, a processor should be available. The memory 
should be completely shared by all processors so that 
any processor can operate on any job. The input-output 
system must also be decentralized from the computing 
units so that no device is tied, specifically, to any 
one computer. By constructing the system as described, 
the adaptability requirement is also satisfied. The 
machine can reconfigure itself to form the desired struc-. 
ture needed to work on a problem •. The expandability 
requirement can also be met by this design. Since the 
unit is, basically, modular, expansion can be achieved 
by adding on more modules. This modularity would also 
help keep the system available, as it may be looked on 
as having operating spare·parts, in case of malfunction. 
-21-
, '• A· , 
. .
,. 
• 
• 
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me t,.." l ~l n ma s t er pro r.r am • Th l s s p e c i f i c a t i on i mp 1 i e 9 
the need for identical comp,,iters, !Jo that the softv,are 
.. 
will be compati11lP 011 an,.,., pr r1c ,-, :1 ;j c) ?." • . ,. 
A set of identical comouter modules are interconnected 
with a set of identical memory modules by a switching 
int(1rlock. T}1is is interconnected to a set of identical 
i n p u t - o 1 1 t pt l -t rn o c.1 11 l c s v,} 1 i c }1 a 1 .... e , i n -t u r n , c on 11 c c ·t 0 ( i t o t he 
per ip}1r~ral devices via an at1·tomatic input-output ex-
change. The computer modules are identical, general 
purpose, arithmetic and control units. Each unit inclu-
des a 128 position thin film memory to be used as a stack 
and for register positions. The memory modules are in-
dependent units which store 4096 words of 48 bits each. 
Every unit is eq·uipped with its own power supply and the 
• 
necessary electronics needed for reading, writing, and; 
transmitting. The size of the memory was selected so 
that it wo·uld be small eno·ugh to minimize request con-
flicts, yet large eno·ugh to .j·ustify the cost of dupli-
cating the ho·usekeeping electronics. The inp·ut-o·utput 
control rnod·ules exec·ute inp·ut-o·utput operations defined 
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wh~n it ex~cuton n trnn~~it I/o lnntruction. This do-
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of data flo"'• 
the 11timl)er of \•1ords to be transferred. The conr1~c tion 
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bet,·,een any I/0 control module and any 1'/0 device in the 
syst:em. T}1e machine config·uration can vary, depending 
on the number of modul•2s of eac}1 ur1i t employed. }{ow-
ever, t}1ere is a maximum allO\\lal)le nur.i11er. 
• can vary from one to four computer modDles, one to six-
teen memory mod-ules, one or two I/0 exchanges and one to 
sixty-fo·ur I/0 devices per I/0 exchznge. 
There are two other items incorporated in this system 
which are worth discussing. First, the Switching Inter-
lock is used to electronically interconnect the modules. 
The other item, the operating system, is a program which, 
in effect, runs the machine. This is called the Auto-
matic Operating and Sche4·uling Program (AOSP) • 
• 
The Switching Interlock allows the memories of the 
-)0-
~ •• _. ,. I 
I 
.. chine to be co•r,lotely 1hared by any coaputer- aodale. 
t .... 
9" 0.,.... CJ ')"'"' ~' ....., 1 , , ' ' ' l ·1 
,.,..~ ill ••. Y .,. \,) L-,. l-4' F, .• n \1 c· h "'l' 
... .• , ' --- if • I.. 
unit io crcntod by conflicta which occur whe~ 
) 
-r·irf, 
•• ,t ~-/ ... '.,;· than 
one processor requosto the oamo 11ei:nory modulo olrr:ultane-
ously. Conflictin~ requests are queued according to the 
Pr 1. 0 r 1· + 1.r O f + i.l P r P " l 1 (') n ,t,• 1· n ,... U 'r'· i t VJ I., I _) . \-{ ,i, ·- d I., - ' f;.) " • ~- • The priority schadu-
ling is performed by tho bus allocator. Easic3lly, 
this ia a set of logical matrices. Thia matrix detects 
a conflict and resolves the priority. 
Ae was stated above, the AOSP is an operating sys-
tem which can be run on any processor. It has, in 
effect, an executive routine for itself, to deter-
mine when additional routines are to be called out. 
The major functions of the AOSP areas configuration 
determination, memory allocation, scheduling, program 
readying and end of job cleanup, reporting and logg-
ing, diagnostic and confidence chec~ing and external 
interrupt processing. The AOSP operates at two levels, 
the system control level and the task processing 
. 
level. System control is a bookkeeping operation 
, 
which monitors programs running and in memory, input-
output commands executing and waiting, external data blocks 
awaiting entry and the aQtivation of the appropriate 
program to handle these date blocks. 
'' 
' 
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The task processing 
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P' 
level of AOSP 1a uood to pt,r!ona All input-output rn-
quontn. B"'.· C An··• r"1 l i,,,, i ,. ... ff' J u "' •· " . . ... .. • • r~ 
ueer•e datf\ io more oaoily performed. 
Tho AOSP routine dooenda on an extensive aet ot 
' . 
int e r rt1 r> t D • All co:::1:11ter moclul.e:l n.ro connectf!d to the 
. 
~ r', ... ( • ~ 'r' \ ' ,,. + ..... ') ( ~ ~-
..... , A • \o.,o ,._,, ,..1.., ;. .._.,l }-' \.o • l , • •. ..._ ... ,.I .J .. 
When an interrupt occurs, 
... 
Orie of the l"""',QC'U 1 n ,). - :. ·1 l l t• ·1 ya ... . . ~ ... :.. "" .. .... . ...... -, ,._.. {~ 
the program that it has been running and branch to the 
appropriate AOSP entry. At this time, the processor 
will enter a control mode to lock out lower priority 
interrupts and to allow for a larger instruction set. 
When an interrupt has been satisfied, control is re-
turned to the object program. 
The scheduling of programs is also performed by 
the AOSP. When a program enters the system, it must 
have some identifiers. Among these are a name, prio-
rity, precedence requirements and equipment require-
. 
ments. The priorities may be dynamic, depending on 
the existing conditions. When AOSP selects a pro-
gram to be run, it will check the job table that it 
maintains. AOSP allows a job to be run in parallel 
segment his program and inform AOSP that two segments 
will be run in parallel. 
The Burroughs D825 computing system is a true 
multiple computer system although it does not use 
-32-
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C,mP 
An attempt to build a multiple computer troa aany 
aln1computPrB is preoontly hn1n~ undortnkon nt Carnegie• 
~ r c·· ..... ,·.~ fl q ,... .,... 
"' ,; ..) ' ,; . ) {) .i. 
(C.mmp) 1a desi~ned as an experi~ontal unit to teat the 
feasibility of multiple computing. 
Pip;ure 4 is a dia;;ram of the proposed system. There 
a ·re t O b :) C' i "';," + fl '~ r,. ~J • \ l) 11 pr O (' f' O /"JI - r Q ~ Y' ~- r, r (' r r 'r:. ~) r, • # ) , 4 '.LJ i t h .. ( 0 .L/~ 1,., .. ,t •· .., ;.J_. - • ~~ .~,j,1(.j ,j .... 1l \.,L~4 ... U ,li!c.,, L·.,l "_ 
sixteen memory modules via a "Big Switch." This switch-
ing syatem has the capability of connecting any CPU with 
any memory module, as well as being able to partition 
several processors with several memories so that they may 
operate independently from the rest of the system. The 
Big Switch will also resolve memory conflicts so that 
only one CPU can address one memory module at a time. 
Each processor can interrupt any other processor at 
one of four priority interrupt levels and can start or 
stop any other CPU. Incorporated i~ the multiprocessor 
system will be multiprogramming capabilities, so that 
the system will not be dedicated to just one job. The 
• 
processors will also share secondary memory (disks, 
drums, tapes). All input-output devices are distri-
buted among the processors. Each processor must handle 
whatever unit is attached to it and requests for the 
unit must pass through the involved CPU to the memory. 
The standard PDP-11 Unib·us is used for these peripherals. 
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Nent. They do not want tho users to be confined to pre-
determined command and file systems. Scheduling o! 
user's jobs will be done on a priority basis. 
This system will also allow segmented programs to 
run in parallel. The user, by declaring which parts 
can be independently run, will have parallel process-
ing at hie fingertips. The C .m.mp may also be an effec-
tive time-sharing system. High priority users can be 
assigned a CPU at little degredation to the system. 
The creaters of C,mmp feel that they have increased 
the effectiveness of computing systems by taking this 
approach. Machine down time should be reduced be-
cause the system can be partitioned to get around any 
failing equipment. Also, for debugging operating system 
programs or running high priority secret routines, the 
machine can be partitioned to isolate these tasks. Pro-
tection is expected to be increased beyQ.nd 1, the tradi-
r, • ~, ' 
~--
ti onal read, wri ta, and e~ecute d·ue to· tM.e ·machine par-
, •. ,l ' 
titioning capability. 
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the IBM )60/Modctl (>7 '!'ir.-ie-Shnring Sy1tea 1• a 
product of third p:oneration computinP: technololl',Y. In-
c o rp o r a t e d 1 n t o the o ~{ a t nm i a m ll l t i p ~ o c .} ~1 rl i ~-1 p: , mu l t 1 -
Aa Figuro 5 sho~a, the major system unite conalat 
of two central processing units, three memory unite, 
two channel controllers, four tape controllers, two 
disk controllers, one drum controller, two card/prin-
ter controllers, two data adapter units and two trans-
mission controller units. The processors and channel 
controllers achieve access to the primary memory via 
the bus structure. In this way, all units can have 
the full addressing capability provided by the memory. 
Input/Output transfer does not have to pass through 
a CPU. Each memory module is capable of responding 
to three memory accesses simultaneously. In case of 
conflict, channel requests are given priority. Inter-
processing communication is carried out via signall-
ing along interrupt lines. A spe~ial instruction is 
provided for this. 
The TSS/J60 system supplies the user with a vir-
-tual addressing capability. This entails both seg-
mentation and paging. By this method, the programmer 
haa th~ addressing capability of the full secondary 
. ..-' 
1 
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The IBal )60/Modol 67 :1~0-5hAr1ng Sy1tea la a 
product of third p:oneration co=putlnP. tnchnolo~. In-
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Aa Piguro 5 ahows, the ~ajor ayate~ unita conelat 
of two central processing units, three memory units, 
two channel controllers, four tape controllers, two 
diak controllers, one drum controller, two card/prin-
ter controllers, two data adapter units and two trane-
aieeion controller units. The proceaaora and channel 
controllers achieve access to the primary memory via 
the bua structure. In this way, all units can have 
the full addressing capability provided by the memory. 
Input/Output transfer does not have to pass through 
a CPU. Each memory module is capable of responding 
to three memory accesses simultaneously. In case of 
conflict, channel requests are given priority. Inter-
processing communication is carried out via signall-
ing along interrupt lines. A spe~ial instruction is 
provided for this. 
The TSS/360 system supplies the user with a vir-
tual addressing capability. This entails both seg-
mentation and paging. By this method, the programmer 
haa the addressing capability of the full secondary 
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To mn>co extone1vo uso of oo!tware while ln core, 
the Model 67 ir.corporntoo common routines. Theo@ can be 
executed si~ulta~oouoly by ~ore than o~o procc~~or. To 
carr~v triis out ·1 1 • · , · .,,. ..... ~or 'l r "r ' 1 • ' .. r• r 3. · 1· n. 0 +- r~ t· "' ,._ -, ~ r- 0 n ··) ,.re De 8 n ~ ) ~ . ~j t_. . ..._ Y , t ! t. 'f .• .i L .J.. , J v .L .~ '~ l1 _,._ U • , ,..) l , , .1. V ) 
.. ,L 4.· 
added ao that, two proceeeora may coexist without inter-
ference. 
The machine hae multiple data paths so that 
either memory module is capable of accessing any device 
by at least two distinct paths. Reliability is in-
creased because, if failure, occurs on one path, another 
can be used. Flexibility is also enhanced, if one path 
is busy, another can be found by a pathfinding routine. 
The system is also provided with a set of partitioning 
switches. Using these, a system may be broken up at 
the partitioning console so that different configura-
tions are available. 
Error recovery on the multiprocessed machine in-
volves the use of both processors •. When a CPU goes 
down, it will be put in the wait ~tate. The other CPU 
will acknowledge the malfunction and identify and 
remove the error. If it is only a minor error, the 
time-sharing monitor will report to the supervisor~ 
This will invoke a system·analysis routine to make the 
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The Control Data 6t100 1ncorporatea a aultlpl1c1ty 
rr· h ,.. c· "~ ,.., • ".- 11 , ...__ :f • \..:., ·-- ti " -.., 41i, II.. ....__ nri' ,.t .... ··•c • " . ' .. • • ~- • ( . I., .... 
u n 1 t 1 a i a o 2 n. t (\ ·~i 
and 7 convey the goneral arrar1t:(·:r.or.t of tho 66Cr0 in 
block die~am form. There a.re tan peripheral pro .. 
ceasors (PP's). Each contains ita own 4096 word, 12 
bit memory to store programs ar:d to be used ;:is a buf-
fer. Thia increases the isolation and protection of 
critical eystem control operations for each proceaeor. 
The ten PP'a are capable of independent access to 
the 60-bit central memory. In addition, they may be 
connected to twelve input-output channels with which 
they may perform a variety of activities. The peripher-
al processors can perform logical operations, addition, 
-
subtraction, shift and control branching. They may 
initiate single word or block transfer to and from any 
of the twelve peripheral channels. In addition, these 
PP instructions allow for single word or block trans-
fer of data to and from central memory. 
At the other end of central memory are a pair of 
independent processors (CP's) which operate only on 
main memory, and are the arithmetic units of the system. 
The only interconnection.between the central processors 
and the peripheral proces~ors is through the exchange 
' -
. , 
-~· -.;... 
;' . 
. I ' I, I 
j .!' 
t 
. 
, 
,.-. 
• 
.-
.. 
.. 
•·. . ... ·~ 
.. 
' ·' .,
...... ~ ..• 
.. 
• 
....... 
·. ·" 
. ...; 
• 
• 
.. 
.• 
·• 
• 
. · .. • 
• .. 
. 
• 
. 
. . 
• 
• 
.;C-16 \VC"D 
co~~ .,, E.\\ o;.: Y 
PE;.IPHE~L 
& CONITOL 
PROCESSOR 
. 
. . 
. 
. 
. 
-
.. 
4n9& \'/ORD 
CO~E 1-.\U~ORY 
PERIPHERAL 
& CONTKOL 
PROCESSOR 
. 
. ~ 
.. . 
. 
. 
. . 
.. 
~~6 VIORD 
CORE MEJ\\ORY 
PH°cRJPHERAL 
& CONTROL 
PROCESSOR 
• 
. 
• 
-
. 
... 
. . 
. .. . .._ 
. 
. 
. 
. 
-
~ 
. 
. 
· .
. 
. 
. 
. . 
. 
. .
. 
.. 
. r .. 
. . 
" . . .. . . ~ 
•. • • • • f • I ., • • • • 
. . . . 
. \ , . 
. . .. . , 
,... .. ' ... . ~ .. 
• • 'I • 
. 
.. 
. .,. ' ........ ' 
. . . . " -. ... ,~ ~ •. 
. . • : . . . . '. 
. ~ • .... 
• • •. ' " :. L·· 
.. .. . 
··..: 
• 
... 
. 
I, . 
• 
. ... 
• . . 
, 
.... 
· . 
.. 
. 
-
• 
Cc ~c ,,,,,c··"'Y 
·' " 4 \ • .., • • • ·' ..... 
P • - ' :'.) . < • •, • I (. " I t t • .:: r, !-'\, l_ 
~ C C ~ -;-,;: 0 L 
PROC[SSC~ 
I 
..., -
r ... , .. 
- .... 
~ • ?.. F ,r (" -r _ .... ·...__ ..... _ .... ..;J .... ,._," 
,_ . 
.------------------------·-----------
.• 
• 
----------------·---··---------
6 
' ' 
- :. \' (" - ... ,. 
'-"---->-·,.._.,,.... 
j 
~ ........... '~ ~-- . '"......,"",.:::,,, ··~,.._ · .. , 
,-- .. ~ t,~\, - ... , ' 
'- '- _· _= _· ~ - ~- - \ ~ .. 
-----
. 
• l 
r· . 
... 
C,entrol D:.~ 66CO. 
• • 
' 
I 
r 
•• 
f 
I C 
~ 
• 
.. 
r • ' 
.r ' ., • 
'-r,,f.•,,.; 
f 
.._ 
. '. 
. - . "; 
·,-.. ~ .. J-' 
' l 
.. 
.( .. . ~ """"· q , ' . ·:, .. W· - . -· ~ .,,. ., 
.. I • 
;, 
~ 
"' ~ 
L .. .. 
1". .. .- ; t "-
• 
-
" 
• 
• 
.. 
.. ' 
.-.. ~ 
• 
• 
.. 
. • 
.•... 
• 
·" ... 
• "'" a , n c I\ A L .:... N;.) 
CONTROL ?;;o~cSSORS 
• 
• 
......... 
7 
' 
~ffi 
s 11~ 
~~r 1 
• 
') 
... 
~-· 
.,, ... : ~ JN.P\.JT 
IUTPUI.,C~ANNELS 
.. 
.. 
. .. . 
. .' . .· .:: . 
. . 
\ 
. 
. ..• ..... 
•-
.. . 
• 
\ 
• 
. Fiturc ? 
• . .. 
.. 
,._ 
• 
.. 
:·~ . 
• 
. 
•• 
- . 
UPPEI 
IOUNO.UY 
-
---
-·------
; 
-
r<· 
r-----· I 
"'-·· -. -
.... . ,.., ,-, ~ Ill ;; .. ' 
.8, ; (,,..t "' ~ M : f. > r 
,.l 
, r 
.:--e- -4-.t 
--,...--,..,1--·~- ~ 
LO'"'-'£~ 
IOUNOAlY 
-. 
• • 
.,. 
L--[ 
Block Di3tr.:ln1 o: GGCO • 
~2a-
' , 
' 
=~ 
Ii 
• , ti 
ii 
c---'I 
·~·~· -, 
< ., ~ .. _a -'~j 
j1111p ln1tnactlon• and the cent·ral prograa addre11. The 
exchnn«e Jump 1nntruct1on la ioouod by a peripheral pro-
ceooor. 
pheral proceoeora. The central procensors' proRram 
addreeeee can be monitored by a peripheral proceeaor. 
The system can do parallel processing by using each CP 
on a separate portion of the task. 
The peripheral processors (PP's) access the central 
memory through an assembly network and a die-assembly 
network. To cut down on the required equipment and 
apace, crx; decided to time-share these processors. Thia 
is carried out by a "barrel" around which the dynamic 
information for all ten processors moves. A total of 
fifty-two bits, this "barrell" included program add-
-
rees and accumulator contents. One revolution is called 
a major cycle, The "barrel" contains the necessary 
adders, assembly networks, distribution networks and 
inter-connections to carry out one step of a PP instruc-
tion. Each peripheral processor h~s access to the 
"barrel" for a time slot during a "minor cycle". All 
ten processors receive a slot once every major cycle. 
The overall effect is that the single arithmetic dis-
tribution and assembly network appears as ten. The 
only PP elements that are truly independent are the 
. ' 
" -'. ': ' '~ 
. • I 
i. 
!' 
f 
'
' . 
I 
I 
f1 
Thn crx 6600 ut111••• the ten PP'• to control the 
1 ng • The I' P ' o po r f o rm p e r i f) r. t! r n l c o :n ;nu r1 i c a t i o r1 ;,1 r. d 
aet up program.a for tho central proceasora, They 
perfor-mir.,q: the r,eceaaary input-output operat1one without 
lntcrvo~tion from the ce~tr3l proccssi~g units. The 
CPU's are multiprogrammed so th3t thoy will constant-
ly be busy number crunchin.g while the peripheral pro-
ceaeore are housekeeping. 
The CDC 6600 incorporates many innovations in ita 
design. For many years it held the title of the "worlds 
largest computer." 
Figure 8 consolidates the highlights of each machine 
discussed. The last system in the table has not been 
mentioned, the LEEP Multiple Computer (Lehigh's Easily 
Expandible Processors). The remaining portion of this 
paper sets down the initial design of this system. 
• 
.. 
,. 
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Pl~uro 9 1o tho bloc>: d1n1,~rnm ot the propo1ed 
•ultir1lt1 r:o:-r.pt1tor conftf~ur:ttion. The elomcntn of the 
.. > 'r' () · , ( ). •-' r' -.. •" - , '"> ; -~ ,-. .,-.. ~ ~ T• ·· .. {11 th ~, .. ' a y n L , rn ,'1 .. . 1 .. ~ c. , _ • ,.J •. \..) ... ,J , I., r. _ 
Availability Tables, the ~,~r·~or:, ~odt11c!l, tho Data Buosea, 
the I/0 modules, the Buse Controllers, the Address 
Converters, the Link Holders, the Hardware Controller, 
the Control Buss, the Interrupt Buss, and the Keyboard. 
The Processors are the com~utatio~3l resou~ce of 
the systems the Executive is a Processor \ti·hich has been 
assigned the special task of controlling the use of the 
system resources, primarily through the establishment of 
Core Availability Tables for each processor. The Memory 
Modules are the primary storage resource of the system, 
backed up by the I/O Modules which consist o! groups of 
I/0 devices arranged for access via a common buss. Inter-
communication between storage resources (I/0 Modules and/ 
or Memory Modules) along the Data Busses may be accomplish-
ed directly by means of the Buss Controllers, or in-
directly by Processor action. 
Address Converters are associated with the Processors 
to transform the virtual ad~ress produced by a Processor 
to a real address within a specific Memory Module. The 
Link Holders, under the c.ontrol of the Address Converters ~ 
perform the physical interconnection of the Processor 
-47-
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Data Bu•••• to aelected lllodule1. The K.ardwara Controller 
ueea tho Control Buse to eeneo the nood for no• Proconaor 
to ?f~ () ci u l o 1 1 n k a , a e t s the v l r tun. l a cJ ctr o B D l i ;n l t ~ tax o n 
r h C A ··1, ·1· ,..,., 1.1 + - - r·, _.,.rr"I 'I' +-, 't•.-·,,, ioI - rorn 1.. e O .. L - v,l ... _.u., 1 1 .. 1 ..... { .-6.·· ... " c:1 
.. 
~- .,..,_ • 0 + h .l ~. . ~ ; -,.~ -- • n (j 
i. .. • I v -._.. i I , J\. ; ,_.,. ;. f ,.J , . 
Converter a, ar,d d irec ta the Link }iolders to eo tabl 1ah the 
int1roonn1ction1, 
The Interrupt Bussee link the Processors, the Executive, 
the Modules (I/0 and r~emory), the Address Converters, 
and the Buss Controllers in a multi-level,priority system 
for intercommunication of status action requests. 
Finally, the Keyboard allows direct entry into the 
system by an operator. 
I 
• 
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Lr.:fP !tultiple Cot1• 
put c r i ri v o l ·, o n 
th I ffl om o r y mod u l o o • A r o v 1 e w c> t· t he d o a i P: 11 o b, j f~ c t : v P n 
of thio oyetom lo quite holpful bofore proceeding further. 
In order to pro·v·ide a completely .flexible ey!tem every 
proce3;Jor must r13~1u t }"> () r o· ..... -• ..,.,.., t· ; '"l 1 t O *"') r (' p n n a. ""l y ...., 0 .r.. d 1 n , L · , ~j \., t . , , .., ,. t 1. ..... t:. :i. ...,. ., - •-' , J , , " 
~· 
atora~e. Flexibility will also be enha~ced if the hard-
ware le in modular form, ao that additions and dele-
tions involve simply tacking on or removing modules. 
Expansion and contraction of the system should not re-
quire any major software modificationsr instead, any 
system changes must be easily incorporated in the operat-
ing system simply by making entries into the :r;xecutive 
tables. The interconnection of the processors and 
memory_modules should be as simple as possible. The 
concept proposed in this paper is that the system take 
advantage of whatever equipment is p~esently avail-
able. This is not to say that special hardware can-
not be built, but merely that, wherever possible, exist-
• 
ing equipment should be used. 
Figure 9 is a diagram of how this proposed system 
will be connected. Although this may appear to be a 
crossbar connection and a time-shared bus. There are 
thirty-two horizontal Data.Busses. Any and all memory 
-so-
•I 
aodul•• are connected to •••ry bu••• fht ... ory hae no 
way of rtPt"r~in!nr which bun 1o acccoolng it. In other 
...,Qr Ar• 
"' .... l,,lJ' 
the rriemory • a poi. n t of 'l i O'tAt. 11" ·~ ~ r..acn 
r r (J '.1"; 
' proce3t1or 1~:J 
.. 
a Data Buse. When a computer le in the system, lt will 
be referred to by the number of the buss to which it is 
con~octed. The addreasinR hardware of each module will 
only be capable of accessinr: one word at u time. One 
memory module ia reserved for special tabl,e3 and words 
; . 
required by the operating system and the ·paging mechan-
ism. The figure ahows only sixteen processors in the 
system. The remaining open Data Busses are still very 
active, aa will be discussed later. 
. 
The CPU instruction sets are compatible. Some 
instructions are only executable if the CPU is operat-
ing in the Executive (privileged) mode. Iri order to 
gain access to this state, .permission must be granted 
by the Operating System (a more detailed explanation 
will be given in the section on system software). Those 
CPU's which are upward compatible will have an extended 
instruction set. They may be divided into three cate-
gories, units which can execute a larger set of 1) 
Executive 2) Input-Output, or J) computational instruc-
·tions. Thus, although any processor may enter the Exe-
cutive state, it is possiQle to have only a certain 
-51-
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eub11t ot proce11or1 able to execute highly prl1tll•g•d 
Thin to t1 ,::rcat aaaet wherever prot1c-
tior, in t-· 0 t· l I., ' ' ( 
To mrot the otorngc requirements of the ueero, a 
Ylrtual storage memory allocation procedure will be 
employed. Thie concept allowe a program to be run 
without the neccasity of h3ving to fulfill the complete 
atorage requircment3 in accessible core. rnh· 
.L 13 +h d rr,p ..•. ..., \,, 0 
also provides for addresa relocation whi~h· does not 
' . 
entail altering the program's addressing structure. In 
other words, once the object program is ready to run, 
it may be moved around in memory without changing any 
address in the program. Virtual storage allows the 
entire storage area to be reached by the user. No 
longer must a programmer be limited to the computer's 
main memory size. 
The virtual memory scheme is a great aid to pro-
gramming. It allows a considerable.savings in memory 
space. Only the Mactive" pages, those which are cur-
rently being referenced, need reside in main memory1 
• 
thus, a program amy be running without having to meet 
its entire memory needs at any one time, This also 
allows multiprogramming to occur naturally. Many pro-
grams can reside in main.memory simply by having the 
necessary active pages remain in memory. A program may 
-s2-
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be eaeily aoved into and out ot satn ••mory by relocat-
1.n tr Or···. 1 '' C, ·-r p (l r rii. .. _,. ... v -- -- ~ • -· ,- ..... 
naturr\l tool to obtain !ant and ot"ficient uoo of rticmory 
and m.ach1no t1mo. 
There are two types ot addresses used in a vir-
tual mJ. h e 1 (J _7 ; r" •) 1 ,.._ j .'1 ;'"" r f-l .-~ f'.. () '1 a· ..,..... e• • ""- . ' - .... .._ ~ ... ..... ( -~ . _l, ' .... .... -- ~ -' • J ' ' "· ·-' t ..... 
...,__.. __ ,_..--;..., - -- --- --- ...... ,. ·- ,--- .. ----- ---· ~- .. -- --·--- - ·-
..... 
1.-:'.0Be 0 t- o'r"'a. {.,,.fl ,.,D. r 8' t' (\ITT 
.:)I., ... ,.,~ ·'' ·-·. 
U e C ( .. 11 'o· _ 1{ t h t~_.. 11 r, 1 •·· .. - r t.rJ h' 0 n h O W r i t· .. n n )'"\ 1· 0 r r n .-- ·r " ,,.., '·3 ·p h () ""' '- -- .JJ ...._ n L ,a.. -"~ ._.... "...1 • • .. J ~~· ...., ---·' ; ~ t ..... , • ~ • 4 .._ 
programmer treats all storage (not just core storage) aa 
one contiguous block. The other addressing set ie 
made up of the physical addresses. These are used by 
the system hardware and refer to the physical locations 
of each word in core. When the obje·ct program is to be 
run by.the system, its virtual addresses must be con-
verted to physical addresses to be presented to the 
memory for reference. This process is carried out at 
the time the data is actually needed. The conversion. 
may be referred to as dynamic relocation. The trans-
lation process must be performed rapidly. To implement 
this, the relocation task should be carried out by 
hardware. A set of address relocation tables will be 
needed to aid the conversion process. 
Physical memory will be divided into pages, one per 
memory module, Page size will be 4096 words to be 
compatible with the most common minicomputers. A page 
is not the smallest divisiple unit of memory; rather, each 
' 
-S3- • 
' 
/ 
. I 
{_ 
page aay be dl•lde,d lnto eight or 1••• eubpa«••· Por 
lnntnnce, 1! thn pn~o a1:c in noloctod to bo 4090 •orda 
lon-ll._ ..,t1 \-\.,.._".' :1', .. f.' - '\_. 1, ,_,,., :1 .,~ t·jl'--- • : ,·; ,,'.\ liP'"" ·• .i,, ,. r)_· •• l :~. Onn ' ' ' :t.J l .! "J· ~ 'le f •. , " •· ...... ~ ' I - .... \.,.4 f, - ... .• ... .. , .. .& ~···· .T .. ..,.,,1 - \ ~ ....... • -, 
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8,u ·r·_~ .. ~.-, .- ' ... r" .,,..._ : - ..... '"""" "'111· ,•'\ ,.... ... _ - ' " ;~ ... i ...._. o· _""' • l'"· r ._ . ·--ii (""'.' · "' ; I - I ' r , ! , . . 1. · .. " , l • \ Iii. f' '"' J ..._ f· , .I ' L,. ;, .. ·,_ A • .. _.I -~ ~ J W - .. . , i4t ~_ . ..._ '-..,.<II II' 't·1 r -'°' ' • ' ~ ,... {.-~ 1 ~-' - 1 ~ n_. A __ ' C O n d t ._. • ' .-v, \.j \_ ' ~ • • ,.- - .-,. u ,., 1;...; 
wordn ';l~: throu1{l1 l ',J5, otc. 1fhia limi to. tion to paRe& ot 
integer length modulo 512 greatly simplifies the hardware 
needed to convert the virtual address into the real address. 
A 1th o ti r-: r1 the 
oua set, all physical locations do not have to be in a 
simple ordered sets rather, bloc ks of user addresses may 
be relocated into different physical locations. Each 
' 
ueer will have a aet of tables to aid the relocation 
process. Memory and/or memory modules may be shared 
between users, if desired. 
The interconnection of processors with memory is done 
. 
through the processor's Address Converter (AC) and the Ile.ta 
Buss to Memory Module Link Holder. The link is initiated 
by the Hardware Controller after it has performed a table 
look-up to derive the link information. Assu~ that CPU 
has a valid link set up to a module. Then its Address 
Converter will be holding virtual addresses corresponding 
to the~limits of the linked core. So long as the CPU J 
request lies within those limits (or within a second set 
of limits corresponding .to a possible second link) they 
will be sent to the memory module for honoring. However, 
if the request lies outside the limits held in the AC, then 
-S4-
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the CPU n1ed1 ace••• to an•• P•«• and it 111.11t awalt ••rv1oe 
by the ~{nrd·.-nre Control lor ( :iC). 
nyotom may be obtoinnd 
upon exn.wir.:.1tion of trio ' )' ' ·+- fl ...... ,cl :""' ' ' , .... , .. . ' ' -. '' 'p·· . 
.... ,\,..,J;.t.-;...,.,C_i, \ .g 
ure 9). Each procoeoor may be conr.cctod to two :x:cr.,ory . 
aodulee simultaneously. The Address Converter distinguiehtl 
these as module A correapondinr. to some rnnge of virtual 
addreoses and module 3 corrc~oondi~r to soDe other range. 
The Address Converter contains uouer and lower bound 
... ... 
regietere to limit processor requests to subpages within 
a module. The Address Converter communicates on the buaa 
to the Link Holder (LH). The Link Holder is the device 
that actually maintains the tie between the processor and 
the memory. It 'links' the acknowledge and request lines 
from the memory controller to the Address Converter. A 
module may be simultaneously linked to four processors 
executing at the same priority levei. There are four 
request and four reply lines originating at each module 
and·passingthrough that unit's Link Holders. Only one 
processor may be linked to one req~est line at any time. 
The memory module sequences through the requests, giving 
equal priority to all four. 
The Hardware Controller supplies the Address Converter 
with the addresses that .it needs. Each link of an AC may 
be in one of three states, drop, pick, or conflict. When 
-ss-
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,. 
I 
i ·, 
,. . 
told to ,to Into the drop otato, tho Addro11 Converter •111 
beco:.e 1dlo, 
have received •alid infor:.ation fro~ tho }iardwaro Control 419 
ler and will direct the Link }!older to oatabl1oh the 
Not only will the AC~ lose tho nodule to which it is linked, 
it will also loee the virtual addroaeea that it was 
holding, Again, the respectivo procoaoor will become idles 
howevor, the Hnrdwaro Controller will service it on the 
next scan, The Hardware Controller will be able to direct 
the Address Converter to the pick state only. The Executive 
can make the Address Converter enter any of 't.~~ three 
states via the Interrupt Buss. 
' V 
The HC polls the.AC's looking for one which is 
actively seeking a new link. When one is found, the Core 
Availability Table corresponding to that CPU is examined 
to see if the desired virtual lies within the limits contain-
ed in one of the table entries. If so, then the requested 
Word is in a page which is resident in main memory and 
which is available to the requesting CPU. The HC transmits 
the virtual address bounds, the module number, and an 
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ott1•t oonatant to the AC and ••t• th• pick at.ate. 
It the }iC cannot find a now table ontry •1th •1rtual 
deo!rod nddroo6, thon 1t •111 
.. d 1; ' 'If .i ....... ... ('1, ":" • ' r. r ~ --~ ~ _, - ;, (" ,. Y f, .. l' : ' ~, H i • U: • ._) ,,, .,_ • ~T \,, • • ·-- ,,. ~ ,· ,, . • • ,,,,. ... y ' V ,;,. t 
placo tho doairod Yirtual addrca9 in tho ln3t entry ot thl 
table and continua polling. The Rxecutive can take 
appropriate action, such as bringing the desired pages 
into main memory or abcrting the job. If, :or exame;lo, 
A 
the desired words aro in memory, but asGifnod to another 
CPU, the Executive can compare the relative priority o! 
the two jobe and either leave the requesting CPU stalled 
until the other finishes, or stall the second and activate 
the first. 
A CPU is stalled by dropping its links and marking 
its table entries busy, a CPU is invoked by making the 
proper table entries, setting its AC to the .conflict state, 
and waiting for the HC to service it in the polling 
sequence. 
• 
While the HC plays a e antral role in setting up the 
• processor-memory links, it is the Executive which controls 
the system operation by creating the proper table entries, 
dropping links, initiating the read-in and read-out of 
pages, etc. 
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Th~ c1otnilo of tho 1mplomontat1on of rte!'.Dory allo-eation 
.· .,. ' . ' .-~ .• ·,'f . "'"'··~' " t r h d h • . • en.ms O.L n . ar waru mc,c .. Jnl ~tl \,, 1 or .• A dat:i 
of, at moot, a thirty word table la required for each 
program. This table will bo located 1n memory module sero, 
and will be nccessed by the Hnrdwnro Controller to 
perform the address 
The forming of a virtual address la largely dependent 
upon the proc eaeor employed I however, the s·yetem employed 
in many minis ie to use two pages, a current page and a 
base page. To facilitate this, the CPU will h.ave two 
distinct memory links available, one for "base'' and the 
other for "current.• The mini will output a twenty-two 
bit address. Bits zero through nine refer to a page in:& 
segment, The other bits are the offset with respect to 
the page and are divided into a 3 bit sub~p~ge number 
and a 9 bit specific address. It is the purpose of the 
Hardware Controller to find out if the required information 
resides in main memory and to establish a CPU to module 
link, if possible. 
When a block of memory is required to which the 
Address Converter is not linked, it requests the aid of 
the Controlling Hardware. Figure 10 shows that the Ad-
• 
dress Converter communicates with the Hardware Controller 
Yia a thirteen bit data buss (page and subpage numbers), 
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the Control Bu••. Tho H.ard•a.re Controller 1equonc11 
bu•a, it rospondo on tho reply lino. .. ;" i ... h 1... _, an ar. addreaa 
to be trannfonaed, tho AC m.akea a "service request. 'l'ihen 
the ::urdwnro Controller finds an Address Converter that 
ne ndn np.,....,r1· re {_: .• .:J d .. J.. 'I ~ . ' ' the -: 11 r~ v i r t u 3. l n d (i r e s 3 that 
the AC puta on the buss. Each active oro~ra~ has a Core 
.... . ,· 
Availability Table which contains a list of the virtual 
addresses of blocks of data which are residing in main 
memory. The table may have up to seven entries of four 
words each, as shown in Figure 11. When a processor is 
running a program, the Executive writes the location of 
the first address of the table in the processor's program 
status word (located in module zero). The Hardware 
. Controller must fetch this address and use it to access 
the table. The first word of each quad contains the 
initial 13 bit virtual address of a :t,lock of data in core, 
a busy bit, and a last entry bit. First the HC checks 
the busy flag, which has been written by the Executive. 
When the Operating System is updating the table, it sets. 
the busy flag until it has finished, upon which it will 
reset the flag. Thus, if the Hardware Controller sees 
the busy flag set, it cannot use the data in this quad 
and will step to the next quad. The last .entry.bit 
aignitiea that the last quad of entries i~ the: table are 
-60-
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beln« e1aalned. The Hardw&rt Controller dotena1n•• lt the 
t1rnt virtual addrnun 1ri the qund 1o ler1n th...11n or equal 
to that which tho Addroon Convartor trnn~m1tted. If not. 
the KC •111 oet ita No Plt Bit and continue to tha next 
word 1n tho table. 
a d cl r c, ~J :J .fi' -+ .. h . ·r· ., · C ·,,.. ·· " . 0 .. ,., . f ! . ) J C . , .. 0 ... trh J. . e 
HC cornparoa this to eoc if it is ~reator than or equal 
to the addrosa received from the AC. If not, it sets 
lte No Pit Bit. The third word in the quad contains the 
module n12mber and a relocation cor1star!t, both of wr1ich 
the Addrosa Converter requires for relocation. As each 
of the firet three words of a quad is read, it is transmit~ 
ted to the AC which stores it in a 3 by lJ bit register. 
If the HC has found the proper block of data, it 
allows a link to be made between the Address Converter and 
the memory module whose number was supplied by the table 
by transmitting a pick signal to the AC, However, if 
at any time the No Fit Bit is set, the HC will refrain from 
establishing the link, and move on to the next quad. If 
the No Fit Bit and the Last bit have both been set, then 
the HC will store the 13 bit virtual address from the AC 
and the processor Data Buss number at the end of the table, 
interrupt the Executive, and continue polling. Figure 12 
., 
is a flowchart of this procedure. 
the Executive interrupt initiated by the HC will 
• 
, 
examine the stored virtual address and processor number 
-62-
.. 
• 
, 
... 
• 
• 
End 
Reset 
A 
. 
. ,,. 
-~ 
• 
• 
,, . ., 
... -- -=--•.~, C 
HC ~ l .• ,•! a or: ,~rtvol 
j1I 
/ 1 rl.· , ··1 ' .. • .... r ,,. I ,. ' -' "* , 
t·-
j { -:. ) I I • 
' ' 
Rt?! r, ,_. 'l (' J li e .~. lo 1 t , n ::, 
A 1, • ' ·, JJ . 1 ( .' I ' , • < ' ( ' '" ' ' • ,. r r', r ,.. . i' . ' ' .' • f I { .4, 7 j' /. ' ;- ) ' ' . !. ( / .. / q , ~~.:, t' ,J 
,a /J,C c ,. ,r, · :,r ·· ·: /(--,, :~ 
-------
Read ihe nett ~1 v,1cr!s er 
fhe tu.hie,· jcnc/ the 't;rsf 
3 y/o,--ds 'to fhe Ac 
Se+ 
, 
Reset 
5e_+ 
• 
·t 
~. ... .. 
A 
• 
'.I 
Sef Last 
B,t 
. ftqvrt? /~ 
, 
;t, 1-.AdJre5s Con~rs,on 
• I I . . 
-6)-
• h 
'. { 
.. . 
" . 
·'Ii ·-~--
• I . ''JI 'I. •' 
. . ... 
. . 
• I • • r( • t 
·. I· 
... .:. ..... 
'\ .. 
' .. 
,_ ,,,•j. Ir 
.. 
, 
., I 
•· • 
• 
.  
· . , 
.. :'..,' 
•' ... · .• 
. ·.,_ ',"JI.. I·: i, 
' 
. · .. ·.,·', .. ~:- .. " ( · .. 
• 
• > . r--·i 
;...' .... 
: ,, ,/ 
...... 
~< 
' -'-----------;.,
Set 
Store /3 b,t 
VA Jn i:--r_ b! c 
· [nd 
< 
n Table. 
' 
# 
, 
> 
-
... 
Ser 
.Reset 
' 
Ii/low L/nA lo br: /r}fldc 
betwee11 AC ·o.nd l'1odv!c 
,, I I, I 
I " 
. ' ' I . ' . 
....,.....;..._ _ ~-----,·,. •l·. 
l?ecar:J Lll)k he1119 marle ·/ . ' ·. -·:" 
j. I-/ d lo.file .. ' ·~ , 
-64-
. 
· Egure 12b. 
,· 
. ,: . 
' ...... '. ,· '' 
. . 
,·· 
•" 
I 
.•. 
.•. 
... 
• 
.•. 
,. 
-
; 
; ; 
• 
• 
and aake the nece11ary dec1e1on.• •• to how to 11&k• the 
dentrod data available to t.he 1tallod procoa1or. Once 
thin data 1o n.vni1nblo, the appropr1nto cntriaa are aade 
1 n ·t h A_ .. ·. D· r C.i r j'} r• t • ,,-.,_ .· r ' •':'! ("1 ('J· r f• f:: t-· .. ......., ... ..__J • ) , • ._1 4,,.... 11o.:J V ..___ • - . Thu~, a 
procor,aor 1 ., 1 . ' . " .. · + ·· , I \ (i · 't .. • ·. ·,., remcl .no 01,,,a~ .t•,..4 au~ ...,iq, . n ' ' ,,., (' t ' ' I ' J " 'I ,. f) lJ;,..1,,,_, _- -,..1-. _. 'f ., 
until the Executive haa serviced ite core request. 
The Address Converter ma been supplied •1th enough 
inf onna ti on from thG }{ardi~·a.re Cori troll er to de term! ne 
whether or not a subsequent proce33or-supplied virtual 
address is located in a module to which it is linked. 
When the processor outputs a 22 bit address, the AC will 
examine the first thirteen bits. It will compare this 
with the upper and lower virtual addresses previously sup-
plied by the HC. If the address is within these bounds, 
then the relo,cation constant is added, modulo eight, to 
bits 11-13 of the address. (This performs any necessary 
subpage relocating.) At last, the relocated physical 
address is available! If the address is found to be 
out of.bounds, the AC requires assistance from the HC, 
as previously described. 
, The fourth word in the quad of words of the Core 
Availability Table is a block activity word. When the 
block of data is first brought into memo~y, this location 
is set to zero by the Executive. Every time the HC links 
this block to a processor,· the HC increments the count by 
one. Using these count words 9 the Executive can determine 
-65-
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how tnach page turning 11 being don• by th• Hardwa,re Control• 
l•r and aake dec11ion1 about rollin.g page• into and out 
of aaln memory. 
Th6 Control Busa 1s also connected to each processor 
1n t •n 'l n V c• +' "'Tn·· t~ , ., .J u L. I . , i. • r, r (: C' p , : · 7 t'"'·, r i"' .... " _.! ~-. ._ __ ,,.. ... _J ,-i ,... 
la capable of cyclo stcali~~ on this busa. Control of 
thie buss ia granted in a non-priority, first come, 
first serve baaia. Each buss user will be given control 
of this buss for only one cycle. The group of potential 
Control Buss users is mado up of tt1e Hardware Controller 
and all thirty-two processor slot positions. 
The discussion of memory addressing has mentioned: 
that the Executive CPU must be able to examine the priority 
of each processor. A similar situation will arise in 
other areas when it will become necessary for one proces-
sor to decipher the status of another processor. To ...... · 
facilitate status communication, each processor will have 
a program status word, This will contain the program 
priority, the program number, as well as other pertinent 
program information necessary for address relocation. 
Each processor's program status word will have an address 
in main memory module zero, occupying locations zero 
through thirty-one. This is the special module that has 
been set aside for the Executive tables and other registers 
pertinent to operation of·the system. This module may be 
linked to a processor only if that processor ia running 
-66-. 
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in the privileged mode. Whenever a processor switches 
jobs, the program status word must be change¢. It 
I 
is important to note that the program f!ltia1tus' w.o?"d ? • J; • ' 
. 
. . . 
ls independent of -~~e processor's status· ~ord. The 
program status word is dependent on the program that 
the processor is running and will change when the 
processor changes jobs. The processor status word is 
dependent upon the present state of the processor and 
JDay change with each processor cycle. 
The memory module's Addressing Hardware may be ex-
panded by allowing simultaneous address requests to be 
answered. This hardware addition would speed up memory 
accessing on modules which are frequently shared by 
several processors. Another hardware addition would be 
to expand the Address Converter of a processor to allow 
aiurultaneous linkage to more than two memory modules. 
Thie feature would be useful for processors which are 
assigned joba that often jump back and forth between 
pages. This would prevent unnccess3ry address conver-
eione. Sharing memory moduloa between procesaora opens 
the door for reentrant coding of frequently used routine•• 
A orol,{ram thnt roaidoo in a module which ie linked to 4 
aevn:·;1.l r)r-oceaoor,, could vory easily be ah.a.red by 
th••• uni.ti, 
-~7-
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ln th• prl•lleged aod•. When•••r • proc1a1or .. ltchea 
jobn. the prop:ram nta tun word munt bo c hftnp:od. It 
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progrnm otntue word in dCJ)ondent on the program that 
the proceaoor ia running and will change when the 
proceaeor change& jobe. The processor statue word is 
dependent upon the present state of the processor and 
aay change with each processor cycle. 
The memory module's Addressing Hardware may be ex-
panded by allowing simultaneous address requests to be 
answered. This hardware addition would speed up memory 
accessing on modules which are frequently shared by 
several processors. Another hardware addition would be 
to expand the Address Converter of a processor to allow 
. 
simultaneous linkage to more than two memory modules. 
This feature would be useful for processors which are 
assigned jobs that often jump back ~nd forth between 
pages. This would prevent unnecessary address conver-
sions. Sharing memory modules between processors opens 
the door for reentrant coding of frequently used routines. 
A program that resides in a module which is linked to 
several processors could very easily be shared by 
these units. 
" 
-,;•;,I ,, .. I .. 
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Th o mu l t i. r) 1 o c o II pu to r u ya to a be 1 nP. d" n 1,n o d • 1 11 ha v • 
a ayatem of vectored proccooor ir,terrupto. Int-,~ ...... y,--, • ·r· • n 't'( ~ .·11 • •. -i.~•~-···:"' .... j .... 
be divided into throe cnteRorloa. The first cate~ory 11 
!x~cutive intcrruot3r th~eo are uaod •honever a module 
Executive or want3 to send 
a message to the Executive. The second class is I/0 
Interr·upte which are ueed to either initiate or carry out 
an I/0 transfer. Finally, there is a claae of interrupta 
devoted to system maintenance so that hardware failurea 
and module status may be reported and monitored. 
The dispatching and acknowledging of interrupts will 
be performed along Interrupt Busses. These busaes will 
extend around the entire system, connected to all proces-
C sore. Address Converters, Busa Controllers, memory mo-
. dules, I/0 modules, and the Hardware Controller. Each de-
vice will be addressable separetly on each Interrupt Buss. 
Figure 9 depicts these connections; there will at least 
be three busses, one for each class of interrupts. These 
are numbered, appropriately enough, Interrupt Buss Number 
1 ( 2 or J). Each buss will be assigned a Buss Mastera 
this may be any processor operating in the executive mode. 
Each processor will have special purpose hardware 
· to communicate with each Interrupt Buss. There are 
' . two states that a processor may be ins Interrupt Master 
• 
or Interrupt Slave. ..If a processor is an Interrupt 
-68-
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lla1t•r, lt •111 r·••pond to all. interrupt•. When a pro-
eo1aor ••nt• to interrupt tho Interrupt Mao tor, 1 t •lll 
• 111 1 • ., ' ,;.• ' .,..... .. ,.-1 . ~-~ 1r . .,._ ~ ' w _, ) .rt ...,. .•··11 • ' . I · f , f. l • • -., __ .. t. ·c.-.~· ' ·- - • ', . .) •-- . . "' 'i' «, 
ru pt h n o b ct o n a c c o p t o d • I f t h o I n t c r r u p t !,~ a a t o r • a n ta 
to interrupt a module, it •111 put the addreee of that 
aodulo onto the buses hence, every module must be able 
to resno~d to its own addres3 on the buos. A procc33or 
in the ~aster state may be interrupted by any module and 
may interrupt any module. A module in the Slave state 
aay only interrupt the Interrupt Master and may only be 
interrupted by the Interrupt Master. The Address Conver-
ters, memory modules I/0 modules, Hardware Controller 
will operate as Interrupt Slaves at all times. 
When an interrupt is to be enacted, the interrup-
ting unit will put an appropriate address on the buss. 
When it receives an acknowledge signal from the inter-
rupted module, the interrupter will.send it a status 
word. This will aid intermodule communication by 
allowing a direct message to be transmitted between 
modules. The word may be either an entire message 
·1n itself, or it may just be the partial address of 
• 
where, in core, a larger message resides. It is felt 
that this interrupt system will allow the system pro-
grammer much flexibility in writing the control pro-
-69-
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gra.a1. By proY1d1ng tor Inter,rupt N,a1tera, thl1 orl-
ginal ly IIYJ!L1'llfttr1c ayatem mny be subdivided into aoveral 
aaeter-sln.vc nyntcme. A.lthou~h it 1a onactod through 
h n r , l ':Ill tl r n { .,, ...... (1 r r u "') ·t n + h C .,..,.. ~ n .... C; r~ - rt l 1 V O O O t u PJ w .', .11... ~o a. u I J. n .. ..._ .. ., J... i • .., . ,._ !" u , 1,,, - , . 1, i. ,J 1.., ~.. &.J u. \..: a .... J . . Q 
lo.r,z:el:r r1 3oftw3.rB divioio11. 
Interrupts are vectored, that ls, when a processor 
1• interrupted, it will jump to one of four locations, 
dependi~ on which buss interrupted it, appropriate 
routines may be written which correspond to an inter-
rupt from each busa. The Interrupt Master's control 
logic will store the address of the interrupting pro-
cessor as well as the received status word• 1herefore, 
' 
, 
when the Interrupt r~aster is interrupted, it may easily 
determine which unit requires attention., 
The Interrupt Busses allow direct communication to 
pass between a processor and a memory module's control 
logic. This has been provided to enable the memory 
unit to notify the Executive of module failure. 
The I/0 modules have also been granted access to 
the Interrupt Busses. This communication system will 
be used for direct requests of I/0 service. The Inter--
rupt Busses allow the I/0 modules to interrllpt any of 
the Interrupt Masters; depending on the type of ser-
vice desired (I/0, Executive, or Maintenance). The 
Interrupt Masters may also send messages to the module 
-70--
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•la the Interrupt Buaaea. Thone l!lGloap:ea •111 epec1fy 
eome typo of modulo nction, ouch BB =odule shut down1 
they generally •111 not be ace••••• to apecific de~ 
Yicea within that ;.:roup. 
may control nny Addreoe Con-
It may d1.rcctly •erter via the Interruot 
.. 
address an Address Converter and send it a status word 
to place it into the drop, pick or conflict state for 
link A, link B, or both. An Interrupt Master may re-
quest the AC to reveal the status A its links: the 
Address Converter will respond in the normal interrupt 
fashion by first putting out its own address followed 
by a status word. 
The Buss Controllers occupy both a processo~ 
(Data Buss) and an Address Converter position on the 
Interrupt Buss. When intermodule communication is to 
take place under the direction of a Buss Controller, 
the I/0 Executive must communicate with the BC. This 
exchange will take place via the Interrupt Buss, with 
the I/0 Executive occupying the position of Interrupt 
Master. 
The Hardware Controller also resides on the Inter~ 
rupt Busses, so that an Interrupt Master may have direct 
access to the HC. This ability to communicate adds 
another dimension to system flexibility. 
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P1nally, the Keyboard, •hon occupyinl'! a proeooeor 
•lot, •111 also b1 ablo to commun1cato on thn Int<,rrupt 
Buso. Tho Keyboard may be oporatinlt. olthor ln the prl-
'Yile,,rnd or 
C ,.,.. n -.. ) ;., u. .• 
· .. , ' . " . )·-·, ,-.. , ,.... ,.~ -"' .. , 
•• ( l ,. ··' ~.) • • .. ·,._,. •.• "· l 
~ -· 
The system operator can enter tho system via the Key-
board and, from thio position, have the full capabili-
ties of a proceaaor, able to communicate with the ele-
aents in the eystem, 
,',{:· .. 
' ,," 
•• 
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An important charactcrintic or a computer nyatem 11 
the 
and the rest of the components. ~oot largo co~putere 
have special I/O controllere whoea job it is to per!ora 
the necessary housekeeping tasks required by the devices 
durin~ the transfer of data. These controllers usually 
are able to directly address main memory so that thay 
aay carry on their operations independently of the 
Central Processor. The multiple computer concept bein.g 
developed doea not provide for the use of an elaborate 
I/0 controller. Instead, when necessary, processora 
are delegated the task of manipulating the secondary 
ato?age devices. 
In order to make a flexible system of ~econdary 
storage media, a concept will be borrowed from the 
DEC PDP-11. Figure 9 shows the proposed placement of 
all Input/Output devices. They may be considered an 
expansion of the memory modules, with a slight dif-
ference. Each module of memory was assigned a number, 
corresponding to a page number1 the I/0 devices, however~ 
do not represent a full page of addresses. Instead, 
the secondary storage will be divided into groupa and 
each group will be assigned a page number. Then, to . 
• 
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reference a partlcula,r unlt. the addr111 of the oon-·••· 
pondin~ png~ will bo ~l•en. Thin •111 allo• acctnn lnto 
the de3ired 1/0 vroup. The 
aervo to decode between tho The 
grouping of I/0 dev1cea depends up·on tho opocd of the 
deTicee and the type of procoaaor reeponee required. 
If a. device must be serviccci immedi.a.tely upon requeot, 
then, perhaps it should be the only element in tho group. 
Other units which do not need such a fast response may 
be scsttered among groups with elements that require 
taster service to provide !or an even balance. 
The link between an I/0 group and a processor will 
be evoked in the same manner as the link between a pro-
cessor and a memory module. The processor will put 
the address of the group number onto the buss. Add-
ress conversion will proceed normally, under direction 
of the Controller. When the Hardware Controller opens 
the processor's time slot, a new module link will be 
requested, and the table lookup will be executed. 
Since the Executive writes the table entries, the Opera-
ting System controls the module to processor selection. 
After this is completed, the link is made. The pro-
cessor then has access to any register in that group 
via the Data Buss. All ~ontrol of input-output de-
vices will be dona at the register level, and, therefore, 
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all I/0 deY1ee1 1rt.11t ha•• thl• typo ot co,mpat1b111ty. Any 
re1pon1e fro• a device •111 also bo dono in thin :r.ailbox 
type fnrth1on. Thoro in ontt major exception to thla rule, 
An I;O d0vico has tho cn~ajiltty of aondinR out ExocutiYI 
1nt6rruptEJ. f ,. • • • ' •.. n· U B """ n r· n .., ll ·n ' -re 
.J. . ' 'rf i j. .J • (..\, . • : ;.. I,, (~ p r":r .; (' p ci 0- v.,...__...,., 
it does not have to wait until a proce3oor beco~es linked 
to the module, rather, it can request service Yia ita 
interrupt lines. When a proceasor ie operating on 
an I/0 module, it will continuously monitor all devicea 
in that module, to determine if they need service. 
A• Figure 9 shows, a Buss Controller (BC) appears 
at each Data Buss position not occuppied by a processor. 
The BC's add another dimension to I/0 by allowing a 
direct memory to I/0 module link to be maintained. 
Once initiated, data may flow between any two modules, 
independent of processor interaction via a Buss Con-
troller. 
Much of the hardware of a BC is identical to the 
Address Converter as Figure 9 indicates. The Buss 
Controllers must each be able to maintain two links, 
A and B. Data will flow from link A to link B. Like 
the AC's the Hardware Controller can communicate with 1· 
:t the Buss Controllers along the Control Buss. The BC's 
may make memory link requests using the same method as 
the AC'•• The Buss Unit portion of the Busa Controllers 
-1s- .. . ' ',·, 
' ' ... 
1• u•ed to control ••·quencing of add.rt•••• during the 
trannfer of data. When dnta exchango 1n to be«1n, 
th ~ -, 1 J .. · ' .. h · ' ~ • ' 1 ct ·r · · · 1 1 • l e ~-; c • 1 . . J D ,~ fl'. 1. Y c~ n I., j o 1 n .l .. 1 n . n ri . 1 r.n ·. v . r i., u a 
A and where it io to be placed in modulo B. Onco the 
BC hae thia information, it is ready to begin transfer. 
When a BC ie to be employed to transfer data, 
it will be placed in the conflict state by tho Execu-
tive. In this etate, it makes a memory request when the 
HC queries it. The Har·dware Controller will first 
look at the first quad of the BC'e Core Availability 
Table and will, as always, send the first three worda 
of the quad on its buss to the A section of the BC. 
No match can exist so the HC will move on to the next 
quad. Again, the first three words are transmitted to 
. 
·the BC and, this time a match is found and the A link 
is made. The process repeats for the Blink to re-
sult in the placing of six, thirtee~ bit words from the 
Core Availability Table into the BC and the completion 
of a module-to-module link. The six words in the BC 
• 
are the addresses for modules A and Band a count of 
the number of words to sequence through. 
There is an alternative approach that an Executive 
may use to load a Buss C9ntroller, it may use the Con~ 
trol Bu•• to directly load the BC with its proper words. 
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Control of BC by an I/0 Exocutive in er.llcted over 
the Interr·upt Buao • .Each Addrcoa (Jon,.,orter L.a:.l bn 
addressed from the Interrupt Bueo, a meoeago r1lJlY be 
sent to the AC to drop, pick, or go into conflict on 
elth~r or both links A a~d B. Likewise, the Buas 
Controller will be similarly structured. It too, can 
be fore ed to go idle or buay, on c omrnand from the Exe-
cutive. Like a job processor, the Buss Controller may 
also initiate an interrupt on the Interrupt Busa by 
putting out its corresponding number. } 
I J' 
An interesting tradeoff of system performance is 
introduced by the Buse Controllers. As more processors 
are added, there is a decreasing amount of free data 
busses. Thus, the more processors, the smaller data 
rate per processor. Of course, additional processors 
mean that more operations may be ex~cuted in the same 
time unit. So, when adding processors, the decrease 
of I/0 busses must be considered. 
' 
... 
... -... 
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1/0 !&VIS% 
The proetdur• tor the tr1n1rerin« or dat,a into or 
Ir a 
Executive, control, it muot creato a Pila Table (n) 
aa depicted in Figure 14. Thie table names the file, 
the type of d0vico, the type of transfer, the virtual 
addrcas of tho device, tho initial and final virtual 
core addresses, the limit of the block, aa well as 
information ae to the physical locations in the device 
to be used. The job processor will set up thia table 
in memory and aet the Request Bit signifying that it 
desires a data transfer; next, the processor must in-
terI·upt the I/0 Executive ( a sub-executive) along In-
terrupt Buss Number 2. The job processor also sends 
a statue word along this buss containing the offset 
in core of the File Table. The I/0 Executive first 
obtains the rest of the address by ~aking a request 
to the main Executive via the Executive Interrupt Busa. 
The Executive will find the rest of the address in 
• 
the requesting processor 9 s Core Availability Table. 
Not only does the Executive give the I/0 Executive 
the address, it also gives the I/0 Executive permission 
to enter the module through proper entries in its 
· Core Availability Table. ·So. by means of an address 
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ooncatenatlon, th• I/0 !zeeut1•• ha• ace••• to th• PT, 
• 
thernl,,y tf· 11 i ;.;.." it :·1 l l t~1n t 1 t necdn to know about the 
to obtain ncccsa to thio addroue . . 
~·, X ,- ,, C U -
t1ve to drop the requesting proccooor'o llnko. Tho 
Executive then ree.r·rangee that unit' o Core Avai labillty 
Table and i~s links are made active n~ain. When the 
processor tries to access the }""·.r, it will not f.ir1d it, 
so the Virtual Address of the FT will be in the Core 
Availability Table, where the Executive may acceee it. 
At the and of data transfer, the Executive muat take 
back the accessing privilege that it guvo to the I/0 
Executive to access the FT. Thia ia to prevent later 
confusion of virtual addresses. 
The I/0 Executive will change the Looked At Bit 
in the FT. Thia bit is a message to the requesting pro-
cessor that its interrupt has been acknowledged and that 
the data has not yet come through •. The requesting 
processor will then begin to read the Data Ready Bit in 
the FT. When the data has arrived in core, the I/0 
. 
Executive will set this bit, Therefore, while the I/0 
transfer is taking place, the requesting processor will 
be in a software stall, reading this bit.. .During this 
I I• ,. 
time it may be reassigned another task.: . 1··' •.• 
. ,, '• 
" J .. . .,.. The first decision that the I/0 Exec~tive must make 
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l• whether or not th• block to be tran1ferrod 1• lar11:1 
enough for an 1ndepondont buoe. Th• nitn roqu1rcmcnt 
Ynr1Po, depending on other trannfcr demnndn. If it 1• 
an I / O Pro c e o a or w i 11 b o em::) 1 o 'r' e (l • 
I ,, 
Ir'• h n r ;· { ') ;.. ' T " ( ~ '. l ·~ ; 't , e 
...... ~..., A \_.. ..... _, , ... '-- ·. ,T L 1- .. y 
•111 find the processor working with the I/0 Module in 
which the device resides. If it happeno that there ia 
no such unit currently in that module, the I/0 Execu-
tive will assign its least Luoy I/0 Proceooor to that 
module. Thie assignment also means that the I/0 Pro-
oeeaor ie given access to the control program corres-
ponding to that module. Thia page contains the nece-
ssary programs for control of that module. (The control 
program to I/0 module does not have to be a one to one 
correspondence, i.e. one program may control several 
modules.) The I/0 Executive makes the assignments by 
dropping the job processor's links, requesting the 
. 
• I 
Executive to update its Core Availability.Table, and 
.1. . 
making its links active again. (Contro1··or·a processor's 
Address Converter is directed from Inter:rupt Buss Number 
2). So, there is now a processor monitoring and con-
trolling the I/O module under consideration • 
. 
The Executive will next enter the transfer task, 
. 
along with the necessary parameters, in the job queue 
of the I/0 Processor. This table is located, ·very con-
-84-
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••nlently, in th.at unit'• baee page. fh• I/0 becutl•• 
it neceHanry to giv@ th~ I/0 Proconnor acc~a• 
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t 1 v o to ma k e tho pro p c r o n tr i e o i n i t 3 C or f~ /\ ,, : 1 1 l a L i l i t y 
Table. Finally, according to prioritioa and job co:1-
plexity, the I/0 Proceasor will perform the take, ueing 
its base par:e pror~rams. At the completion of the job, 
the I/0 Processor will interrupt the I/0 Executive along 
Interrupt Buss Number 2, sending along the proper 
atatue word. The I/0 Executive also will inform the job 
processor that its job haa been completed by making 
the proper entry in that processor's FT. 
On the other hand, if the I/0 Executive decides that 
a Buse Controller should be used to transfer the data, 
it will put the BC in charge of the exchange. Again, the 
job will wait in a queue until its turn arrives. First, 
the necessary handshaking with the I/0 device must be 
performed. The I/0 Executive can either do this itself, 
' 
if not busy, or it may assign one of the I/0 Processors 
• to this. Next, a free Buss Controller must be found 
(one in the idle state). The Executive must be called 
·in to arrange the BC's Core Availability Table to pro-
• 
perly initialize the Buss Controller with the necessary 
starting addresses and b~ock length. The transfer is 
initiated by allowing the.Buss Controller to enter the 
-ss-
• 
• 
bul'J ntate. (fh11 11 done, nlon,,; Interrupt Buos Humber 
2.) The Buen Controller handle~ thft oxchmn~n mo pro-
Yiounly diacu1111ed. Trnnsfor io c o:npletod c 1 thor by the 
BC r1')nd inµ: the end of tho bloc): at wh: ch t ir:e it w i 11 
drop tho Busa Controller'3 linka. If the latter ie done, 
the next address to be transferred will be found 1n 
the laat entry of the Bu9a Controller's Core Availabili-
ty Table if the Executive has cloaed the Table. The 
I/0 Executive will inform the requesting processor when 
its data has been tran.e:terred. 
THE KEYBOARD 
The final hardware device in the system is the Key-
board. This unit occupies a processor slot on the Data 
Buss, directly connected to an Address Converter. The 
Keyboard is also connected to the Interrupt Busa and 
the Control Buss. Thus, the operator, working from the 
Keyboard, has access to the complete system. He may be 
in the privileged mode and even become the Executive 
I I I : 
or retreat to the nonprivileged mode. ' ·,, .. ' 
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Thn rxrcut1vc, 11oftware of the multiple computer will 
be 1 n t o t ~1 l c h ~" r ;/· ,, act, 
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tlons of memory, proceaaors, dcvicea, and information. 
The Executive software must monitor system components, 
as woll as tho job stream1 thusr it will be able to 
apportion 3ystcm clements to process the workload in 
the most efficient manner. Finally, the Executive 
aoftware must keep a record of jobs that have passed 
through the system, including information concerning the 
resources that each user employed. 
The hardware proposed in this system allows for a 
unique Executive software system. The processor to 
processor relationship is symmetric1 therefore, no pro-
cessor need have more capability than any other proce-
ssor, in terms of hardware. However, the Interrupt 
Busses allow the Interrupt Masters ~o access other pro-
cessors and thereby maintain control over these units. 
What develops from this are software masters, able to 
• 
be run on any processor, which control part, or all, of , 
the system. The tasks of the Executive software will 
be proportioned so that full advantage may be taken of 
the Interrupt Busses, while, at the same time, protec-
·tion will be increased. To assist the Executive are 
, 
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two Sub-1xecutlTe1, the I/0 Sub-executive, nnd tho Mr,1n-
1xoct1 t 1 vo). Thn Sub-e1:ocu tlvoo and the Exocu t1 ve run 
in thr· privilep:nd modo and nro Intern1pt Mnntoro. The 
Rxc~cutivo \11.ll bo . . (" ' ~ ', , ~.. ·, 
· .. · l 1 
. , u .J [3 1 , u .L .J e r · , 
the I/0 Sub-executive uaea buae 2, and tho Mair,ter~arlco. 
Sub-executive, buee J. 
Much of the task ot the I/0 Sub-executive haa been 
described previously. Its purpose ia to insure that 
all I/0 transactions are handled. By frequently in-
terrupting the Executive, the I/O Sub-executive informs 
the Executive of the status of its operations. Thus, 
all I/o operations take place directly under the gui-
dance of the I/0 Sub-executive but with authority from 
the Executive. The I/0 Sub-executive may be assigned 
processors to add in transferring data. These extra 
processors will be added and deleted by the Executive 
as the I/0 workload in the system changes. These pro-
cessors will run in the non-privileged mode; all task 
initiation will come from the I/0 Sub-executive. Thus, 
only the processor running the I/0 S·ub-executive will 
have privileged status. 
The Maintenance and Resourse Sub-executive is 
delegated the responsibility of observing system ele-
·aents and workload. This·is both a short term and a , 
.. ~ ........... 
-as-· 
" . 
• _·,• .. l 
(·',,.. 
.•.. 
', .I. • ~ .• 
. 
' 
lon.« tena re1pona1b111ty. Tho Sub-executive munt be 
a•are of •hnt co~ponnntn nro 1n tho nynto~. If an 
element !ailr1, 1t munt dotenzine tho extent or failure, 
remove tho rnulty component from tho eyotem, o.nd infona 
A [J t ·r1 '_-,-~ -~ ci (_1 t' -~- ,.... r• ·1 ~ C 1·, ~i n ("' r• n , ~ ,.) , • 1 1,; ,. -- -· L~ • , l I . " 1 • !.,, , - 0 f -+·he U,,-1 ~ n , n: , --
_.. -~.} •-· t' ---- l. , . ..t.... j, 
tennnce Sub-executiTe must recor1fir~ur--o the proce3~.:;or 
arran.gement to more efficiently handle the workload. 
It •111 request the Executive to assign more processor• 
to I/0 if neces8ary, or perhaps make some more compute 
bound. An imoortant task of the ~aintenance and Re-
source Sub-executive is monitoring the Hardware Con-
troller operations. It collects data to determine how 
frequently data la being rolled into and out of main 
mP.mory. Information collected by this sub-executive 
will help the computing center determine how frequen-
tly its hardware is being used, whether it is over-
worked or underworked. Component additions and dele-
tions may result from studing this .data. 
The two sub-executives may be run on the same or 
different processors. The choice.is dependent on how 
many components are in the system, how much workload , 
·1s being processed, and the type of workload that is 
being run. 
All sub-executives.report directly to the ExecutiYe, 
informing it of the status et their operations. Prom 
1,: 
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thl1 p.oeltlon, the beout1•• aay •·onltor a prograa •• 
it rntrrn the nyotem, nm it roquonta dntft, 89 1t pro-
The 
Vxec11t~i''O· .. nlno ~ur+ ~(~(,~ w .,. . ,1. J . •-i..i u l.. re.. - . iJ 
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operators theoo rocordo are used for billin~ purposes. 
The Rxecutive io aleo the memory man.ager. All memo,y 
request3 mt1st pass throuph the I~xecuti vo to be assigned 
core and approved. The Executive i3 in the best nosi-
tion to echedule operations. It will rn.aintain program 
queue a, and handle a.11 program priori ties. It will 
assign a processor to a program and, when necessar·y, 
it will interrupt a processor to reassign it to another 
job. 
The interrelationship betwe&n the Executive and the 
sub-executives becomes apparent. The Executive is in 
a position to view the entire system and make deci-
sions based on this knowledge. The sub-executives are 
limited in their ability, they may review their res-
peotiYe areas and make St1ggestions to the Executive. 
It is belieTed that this relationship will help to in~ 
. 
sure optimum resource utilization with respect to 
workload. 
.i 
·., .. 
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Th-, propoaed 11Ultiple coaputer syetea afford• a 
hip;h ACCCfJ:1 to 
the 
cations ~et forth by tho creator. There arc throe 
aodes of execution, the lowent level consiots ot 
uaer' a program3. At tho m icidl e 1 evel are the Opera-
ting System's sub-executiv0s: these are those pro~rama 
written to control functions of the system such aa 
I/0, and maintenance and resource allocation. Finally, 
the highest level program is the Executive (previleged 
mode). 
The user's programs may be only on processors 
operating in the non-privileged state. These units 
may have access to an expanded instruction set only it 
the extra instructions (beyond the basic set) aid in 
performing either arithmetic or logic operations. These 
programs are assigned memory from the Executive, each 
task has complete virtual addressing capability. How-
ever, the address conversion is c9ntrolled by the Exe-
cutive through the Core Availability Table. The non-
privileged programs may make memory requests to the 
Executive by setting up the File !able and naming the 
tiles that it would like to have. The Executive looks 
at this table and decides whether or not the request 
f,- . 
. I',;_ 
1 • 
,, . ·, 
.. • l 1'. -
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1• Yalid. It lt 1•, tho !Jocat1vo •111 allo• theee !1101 
to bo brought into &Ain mc::mory. When the program wanttJ 
to actually acceoa th1o file, the procoaaor •111 output 
a virtual nddrno~. 
.r n nr-o"'r-~ d(1'' f; t . .L - ~ Jc •.. .4 u (J '/ t /10 
~ 
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A,,. a i 1 ab i 1 it y 'r ab 1 e • How o v or , on 1 :r tr. e f:x e cu t iv e rr~"l y 
create and m.ai:e entrieo in this table, and, therefore 
the addresa conversion le dictated bv the Executive • 
.. 
This 3ystom offers a dot1ble deizree of protcctioni all 
aemory access is subject to two levels of approval. 
First, the Executive determines i! tho program hae a 
right to a file and, second, all virtual addressee ot 
the program must be converted to physical addresses, 
a process managed by the Executive. When a file is 
created, accessing rights must be given, this will 
allow access by only the creator, a certain predefined 
subset of users, or all users. 
At the middle level of privileged status are the 
sub-executives. These programs are written to control, 
operate, and maintain the elements of the system. The 
• 
processors running these programs operate in the pri-
Tileged mode, thus, they a~e allowed to become Interrupt 
Masters on select4d Interrupt Busses a necessary tune-
' 
tion to carry out their.tasks. Generally, these pro-
gr&J1a are written in a Base Page treating other memory 
-92-
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pa.«••, I/0 and other •odul•• •• their data ba11. Agaln, 
all addrono convorn1on lo controlled by the Executive, 
+ • --, . T ~ . ,._,... .,......, .., r .. ~ , r .. l p • 
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act a~ ono or more t ~ • rr U tJ _ f'l v p r , . - , ... ~ p r_,, U I... ..t.. · , ~ l..1. ~- .L '. , ) t 
aize of the Byetem. The fu~ctionu of tho proceDnor 
are determined by the Baae Page program, Sub-1xecut1Ttl 
are ~iven access to a set of privileged instructions 
so that they may control the Interrupt Bus3es. Further 
expansion o! the instruction set may be given to parti-
cular sub-executives, so that these units may carry out 
their tasks more efficiently. For instance, an I/0 
Sub-executive may have a larger instruction set to aid 
the preparation and checking of data and to better 
control I/0 units. The Maintenance Sub-executive may 
assign processors either to the sub-executive level of 
operation or the nonprivileged mode. It may not make 
any assignments to the Executive level. 
. . 
• I Finally, the Executive operates at·t~e- highest 
" ,_,} . 
'' . level of priority. The processor(s) ru~ning the Exe-
\ 
cutive have access to the largest.set of.basic instruc-
, 
tions. Only the Executive may access the Core Avail-
ability fables to control address conversion. The 
Executive has access to its own Core Availability 
. 
, 
Table and, therefore, it may access any memory location. 
The aystems programmers write the Executive program and 
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all n.c••••ry subroutln••• Th• llecatl•• •111 aonltor 
a pro~rnm fro• 1tn 1n1t1nl entry into the 1yatoa until 
't·~ ("pr 
. .. , • I 
Thue, the r~xocutive itl "1)!!('~ r{i (). f 
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where in the ayatem it roaidea, and ito current a:nte. 
The degree of protection ends at the R.xecuti vo J o in.ce 
it has control of all prograaa and all core aaaign-
aanta. 
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111,IABILITI 
The multiple computer ay,atem proposed in thia paper 
1• a fail-3oft ~nchino. The aystc~ reav continue to 
~· •·' 
A bi~ reason for this i3 duo to tho oodularity of oyetaa 
elements and the 1ym.metrical arrangement of the pro-
ceaeore. 
Failure of a memory module ia not at all catastro-
phic. As soon aa the Maintenance Sub-executive is aware 
of the failure, it must inform the Executive. The 
Executive will shut down that module and make idle all 
processors that are connected to it. It la the job of 
the Executive to terminate in whatever way necessary 
the jobs that were using that memory module. The Exe-
cutive will also have to update all of its tables to 
circumvent the failed module. The Link Holders are 
treated as part of the AC; thus, the malfunction of one 
of these devices would be reported py the AC to which 
it is connected. The Executive would work around the 
need to use that Link Holder. 
Trouble develops, however, if the failed memory 
module is module zero. This is the storage facility 
tor the operating system's data base including the pro-
cessor status words and .the Core Availability Tables. 
Pailure ot this unit would mean temporary system shut-
-95-
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do•n and lo•• of all job1 in the aachin1. Pail•r• of 
a aoduln tnro Lin.: Holdor can bo circum•entod by a 
n. W P r .. 0 (' t) •~ C• ('). r f'!' <.t ~ h· \ 't l,' y (• c"' ll t ·1 'r n • • ... · <.. ' • ,. J " l • ' .. ' 1. • , ... • i " '" • • C y ~J • 
·• 
I/0 failuro cnn occur at two levole, the device or 
the module may break down. The ~1ainter~anco Sub-exe-
cutive can monitor failure at the module level. It 
would trent thi3 failure as it llfould a malfunctioning 
memory ITodule, reporting to the itccutive tho extent of 
the trouble. Again, the Executive decides the course 
of action. On the other hand, if a device failed, only 
a processor working within that module could discover 
this error, This processor would inform the Maintenance 
Sub-executive (via the Interrupt Buss) that a device 
has failed. Thia sub-executive would then enter the 
module, determine the extent of the error, and, if 
necessary, eliminate the device from the system. The 
Maintenance Sub-executive would then inform the Exe-
cutive of the status of the device. No matter which 
' 
failed, an I/0 module or a device, the system would 
not have to shut down, instead, it may examine the fault 
• 
and reconfigure itself to avoid the error. 
The severity of a processor failure is dependent 
upon what task it is performing. For instance, if a 
processor is assigned to. executing user's programs 
and it fails, only the program that it was last runn-
I 
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ln11: •111 be loat. lfhen the !t' .... 'llntnn..-incc Sub-executive 
beco~ca awaro or tho error, it will uhut down thn pro-
ceaaor by 1!14k1ng 1 ta link• idle and ir.form tho Execu-
t1 ve of tho atn tuo of the downod pro,c oanor. Procoonor 
G ll b - C X CCU t i 'VP • 
other ayatom elementa during their operation, an error 
can easily propagate through part of the system before 
it ie caught. Therefore, error recovery is an elaborate 
process; nevertheless, a sub-executive orocessor failure 
will still not cause the system to shutdown. However, 
if only one processor is operating the Executive and 
it were to fail, temporary system shutdown might be 
essential. It will be up to the operator to assign 
another processor to the Executive. The only other way 
to transfer Executive status is to have the Executive 
itself assign another processor to run the Executive 
(or part of it). This method of transfer is essen-
tial for protection. Therefore, it becomes clear that 
if the Executive processor goes down, only the opera-
tor may bring the system up again. It still is evident-
that, although failure has resulted in a loss of time, 
the system may still operate if the Executive processor 
fails. 
!he aiaplieat method- to overcome the failure of an 
•91-
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Interrupt Iha•• l1 to pro•ld1 a backup bu11. When ont 
• 
. ta11M, thn pon1tion numbera in prOP':f'AmfJ uainfl. the faul-
t '-" ·r· , , , " , ? .., : 1 ,. . ,t ") ("I (' }~ ') .,., .· ,. • i u·~ J ,: la-4 < j ~. J rt ~ .... ..._ l _; ,_ . ./ '. • .. k ;... • • ~- • 
removed from the oyotom until it lo repaired. Tho 
1nter1-upt mechanism 1 a essential !or all taoka. 
Tho J1ard·r11zirc c:or.tro1lor appe3.rs to bo the only 
•nduplicatod equipment in the oyo~cm, what would happen 
if thie unit fails? AB was previously stated, each 
processor ie connected to the Hardware Controller's 
Control Buss. The processors so far have not been 
assigned any tasks which involve use of this buss. The 
Hardware Controller is usually the traffic regulator 
of this buss. A processor in privileged mode may tem-
porarily take command of the buss, and stall the Hard-
ware Controller so that it may examine the HC. This 
is used to allow the Maintenance Sub-executive to 
periodically monitor the Hardware Controller to de-
termine if it is functioning properly. When the HC 
fails, the Maintenance Sub-executive will make the Hard~ 
• 
ware Controller idle and inform the Executive of its 
status. The HC will be removed from the system and a 
processor will be put in its place. Thi~ processor 
I 1, I 
will perform the same ~nctions as the HC ,1 ·,using the 
'~, I , 
eame ba•a • The scan of the Address C o·nttoiiers Will be 
'' 
I 
'" •, 
' 'I• ,t, 
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perforaed 1 n 1oftware, not ha,rdwarc, untl l the HC 1a 
operatin~ a~a1n. Therefore, !ailuro of tho HC will re~ 
sult inn procoaoor bolnp: removed from nonnal aaaign-
aente and nut in chnrgo of nddrc39 control. 
' 
'r""\..,, +"lr . .,, · 1 ._ ,. ""'.,.... ·_.., n Th . t . , ' t ' .· e 1 i •• JJ o r l, ~ i • I,, o ~ n i,, I,., 1...... I.., t h i. .._j ~~ction has brought 
out ie that no piece of equipment ia irreplaceable. 
Component failure may occur and the system will still 
t·unction. Al though some degradation in performance 
will result, jobs still can be run. In fact, failure 
of more than one module will not shut down the system, 
Thia is an 1.mportant asset to the multiple computer 
ayatea. 
' . I 
.• 
:, 
. , 
·· ..... 
, 
-.•: 
' 
. ~ •. ' 
-99-
" . •', 
0 
. °":·· .. \ .. -' .. 
.. , . 
• 
To mnxo the :mul t1pl• coaputor al.ore fleslble, the 
ability to partlt1on n«tvcrnl procc,nnorn, ~c~ory modul11, 
T'l"' f) -111 , r· o ...j *·• •-- -_ J- ,~ ,A . .._ __ .) 
incornornted in ita dcaiFn. 
problem •111 be takon. A requoot for n partitio~cd 
ayetem will be made to the t:xecutivo. Thio request 
this 
•111 state how 1Tk'1ny proc easors, r:eyboarde, memory modules, 
and r/o devices are desired. r (i r1 ;J n q t-"'- - -.t '• ·._,_,. .... .A ~ rr,·1,,,r Q{1PC ~ +"1' -''"'"'- f •--' _.' _i.,l, 
~ . 
'Tho 
cally state which units it wants, or the Executive may 
aelect them. If the request is valid, the Executive 
will make idle all processors and Keyboards involYed. 
It will also store any valuable information from the 
requested memory modules to be saved. The Executive 
will have to reconfigure its tables so as to segregate 
the partitioned system. Finally, the Executive will 
select one processor from the new system to be the 
Executive of the partitioned system. It will give this 
processor a base page program (as supplied by the re-
quester) and the necessary inform~tion about the new 
system. The partitioned system will be assigned Inter~, 
rupt Buss Number 4 to allow interprocessor communica-
tion. The new system may also request a Keyboard, a-
long with other elements. 
To preserve protection in the sptem, the Hard-
-100 .. 
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Controller •111 ot111 rfti~n over tho p~rt1t1onod nyotem'1 
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new machine •111 ot111 bo m.airitnlnt~d by tho oyotcm • • 
.t.X e-
cutive. Therefore the partitioned syatcm •ill not be 
able to acco3a beyond it~ limits. It otill must re~ 
... 
quest core from the Executive. will 
also be Interrupt Master on Busa 4. 'rhua, in order 
for a processor in the partitioned system ~o interrupt 
its Executive (or vice versa) the syatem:E~ecutive will 
be interrupted and the information will be passed a-
long. This extra step is to insure that the new system 
does not overreach its authority and attempt to access 
beyond its limits, 
A partitioned system is most helpful for the 
systems operators. They may write systems programs and 
test them out on a miniature multiple computer. This 
allows these programs to be tested in (almost) real 
time situations to aid debugging. High priority 
users may also benefit from a partitioned system. Sever-
al processors may be dedicated to one user, without 
outside interference. Finally, a partitioned system 
offers increased protection to a user. This programmer· 
will be the only user of the set of components and, 
although the smaller system may be used inefficiently, 
no one else may even share the components. 
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Somehow, th11 1y,at•• suit a tart-up. The alaple1t 
th e 1~ x e c u t i '' e 
giTen a base page containing the txecutivo start-up 
procedures, Por its data area, the Exocutive proceaaor 
will initially be linked to module zero. Thu3, tha 
... 
Executive V1'ill immPdiatel:1 bP ;,~iven acc(:;:J:J to it~ own 
Core Availability Table, and from there it ~ay allo-
cate to itself whatever memory apace it may need. Once 
thie ia done, the Executive will etart-up other pro-
cessors and check out the system, 
The problem that remains is how the Executive pro~ 
cessor is initially given links to the necessary memory 
modules. This requires the use of the Keyboard. The 
systems operator will be able to operate the Control 
Busa from this terminal and manually may set up a Buss 
Controller with the proper addresse~ so that it may 
inToke a transfer of data from an I/0 device (a disk) 
to a specific area in core. This procedure will bring 
.. 
into memory the base page for the Executive. Next, the. 
Systems Operator must manually set the Executive pro-
cessor's Address Converter. Again, the necessary in-
formation is entered into the AC from the terminal. The 
operator will link the Address qonverter with module 
.. 102-
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aero and the baa, page aodule. Pinally, the ayat••• 
op,erator auat load th:it proce1aor•a 1nntruct1on counter 
•1th th~ 1nitinl nddreoo and puoh tho atnrt button. 
ExecutiYe •ill atart-up tho rcat of tho oystom on lto 
own. 
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The L!!P Multiple Computer System has the capnb111ty 
of bein,; a very powerful machine. The advantn.Ro 01· the 
proponed syotom ia ite inherent a1mpl1cityr the element• 
arn either pre8ently avail3ble or C33ily con3tructcd. 
Theoo two factors will keen CO ;Jt 
building, and manufacturing the LEEP Computer down. 
Thie paper has outlined the interconnection of 
system components. A detailed analysis of the Link 
Holders, Address Converters, Hardware Controller, and 
Interrupt Mechanisms was not attempted: their functions 
were, however, described. The system software was 
briefly outlined including the hierarchy of programs. 
P,~rther analysis of both components and softwar.e 
is necessary. 
The concept of multiple computing is quite 
feasible. It is believed that a multiple computer can 
• perform at least as well as, if not better than, present 
large machines at a considerable cost reduction • 
• 
-
-104-
. • • 
-~ 
:1 
r 
· It 
.. 
,.,' 
., 
·l 
IIBLI o,r;R~PHX 
Anderson, Jame& P., Hoffman, Samuel A., Sh!fmnn, Jo~oph, 
d W
·. ~ 1 l 1' . . f) 'r~. •· r ... r )' i.J ?·. C, - A "' .. • 1 .. · • ' r) , f' C (\ ..... ~. I I t (.'~ r an l ... :1.:n~' 4\o. 1.0r l, ,) • • ..•• } •• l,., ,..._ .. ,.. - .,, ··~··· ........ ,a 
V "';It t' 
• U 'V V f 
i_; -. Y" r~ '") t-· ~J ~- ,.-. • '. ' + r, h 1 . . . . .. , B ki · ' · · ·· . ~, B T . 88 , n , .. C "' ,. , c r ..., ~j' , , ~ . 0 .... C n ~ l, '--' , ;,...J _.._ 3 3 · • t e T1 n .... 8 0 n , Robert 
Cohen, Ellis, .,.Symmetric rt.ul ti-mini Processors I A Better 
Way To Go?" Computer Decisions, Vol. 5 #l (Jan. 19?J), 
pp. 16-20. 
Conway, r,iolvin ,E •• "A Multiprocessor System Design" 
AFIPS PJCC 196J pp. 139-146 
Critchlow, A.J,, "Generalized Multiprocessing and 
Multiprogramming Systems Status Report" AFIPS PJCC 
vol. 24 (1963) pp. 107-126 
Curtin, William A,, "Multiple Computer System" Advances 
In Computers, vol. 4 (1963) pp. 245-JOJ. 
Donovan, John J., Systems Programming 
New York, 1972 Mcpraw Hill Book Co. ' . -
Gibson, Charles T., "Time-Sharing in the.IBM System/J60 
Model 67" AFIPS SJCC vol. 28 ( 1966 )· 
Hollander, Gerhard L., "Architecture for Large Computer 
Systems" AFIPS SJCC 1967 PP• 46J-466. 
Katz, Jesse H., "Simulation of a Multiprocessor Computer 
System" AFIPS SJCC vol. 28 (1966) PP• 127-1)9. 
Lehman, M., "A survey of Problems and Preliminary Results 
Concerning Parallel Processing and Parallel Processors• 
Proc. IEEE, volo 54 #12 PP• 1889-1901 (1966) 
Leiner, A.L.o Notz 0 W.A. 0 Smith, J.L., and Weinberger, A., 
"PILOT-A New Multiple Computer System" Journal of the 
Associatipn for Computing Machinery, July 1959 
PP•313•33S -ios-
.~ . 
.. 
.. 
I ' 
• 
NcCollou;h. Jnmoo, Sp<, ier?r.nn, Kenn 1th H •• &Zurcher. Prank 
" W • ., ""1-. •.1 L) f' ·] l 7' "' 
" ' ' .... ! ' •. t· ()·. - ' \f l' 1 • ~ n l (' i , .-10 p r "' . ' , .. 4 p .,... (: ,-. n " n ~ ..... r, 
'·· ~-r·· "' ·~ ' 
.t. J· • I\ .. ~ ,... . ~ .1. _-· • .,. 1., jk_ , , • .... • • u .., '!i..i,,. i, _. ,. J J t.,.... ,_.: .. _1 •: i .,.._ .i ~ ~' 
' ,' ", ' 
: ,' • ' : ' "!' ,· l i""' fa 
0
! ' !' ( l ,· .I •·. 1 ( ' \ J f\ ( \ .,.., ' !""' f • 1 1 - ,:., 1 7 I\ . • . • J .... l .. .,... \.. "' _.~ ; .. ..... ~ .. , ~. ' " . __) • ~ . ,' \ . .. J } j t. .,' ~.) • .' ,,A:_ .. ".J ' • 
., J 
"\ "·, (~ ,. .. , -- \.-, j- ·, ..... ' ' ', ~- ' ·..- : ) 
,, . J j I; : f If J, . ' I .,. )' . tr t .t ,...( 1,,.l 11.,J,,, 1i.11. •••••• , .,., ... 'f' t •. ' ,". ',' ' ~ .· .. . . "'!r ,~Ii, ! ' L , ' ,_ J . ..,.... -~, /'"' j. -.., ........... r -. , ' .. "'!f""' ' ', I!< ' . , l 1 1 i 
..... J i ' ·. J 1,,.' .. . J • J '"" • .J... !,,.... ... .- \ -- , i t ,' '-' W' e r 
- -- ~- ... - . 
1 ,. ,,·°' 1 ') ( l , f ."( ) LJ c·.·-I '11 l - I··~ r;} (J YO. • :',1 - .~ , ~ 1 i1sJ J CC:. PD• "" u 
. . 
-yera, Edith,HA~A Conference, DistributPd ComputinR• 
D a t :1 G_? t J o _n v o 1 • 1 8 # 11 ( ~1 o v • l 9 ? 2 ) , pp • 1 J 1- l J 4 
P rj., 11 • ' " ,. ' "" • • . • t h enny, J "P., })e.-1rcey, ~··, L'8C: c,1 :,.u1 ~L,:r~:t'or·r.::i~:~~.:.t.,n: 1n e 
Design of a IJow Cost Dir~it;:il Comnutcr" Co;r.r.uriications 
ACM vol, 5 #9 (Sept, 1962) pp, 473-476 
Saith, E. C. Jr,, w A Directly Coupled Multiprocessing 
System• IBM Systems Journal vol. 2 (Sept-Dec. 196)) 
Thornton, James E., "Parallel Operation in the Control 
Data 6600" Proc. SJCC - AFIPS 1964 
Witt, Bernard r., wr~65:·/iPi An Exp-eriment in os/360 
Multiprocessing" Proc. 23rd ACM Nation21 Conference 1968 pp691-70J. 
..106-
• 
'. 
'\ 
.i 
: . ; ' .. 
. ·- ·. 
·,, 
APP!NDIX A 
JOHN .. JAMES JSATSAROJ 
John James r~tanro!J wao born in Astoria, New York 
on July 22, 1951. His parents are Mary and Gus Katoaro1 ,. 
of Massapequa Park, New York. He entered Lehigh Uni-
versity in the Fall of 1969 and praduated with Honors 
in December, 1972. During the summers after John's 
aophomore and junior years, he was employed by Potter 
Instrument Company, in Plainview, New York. After re-
ceiving his Master's Degree in October, John will begin 
work with Fairchild Camera and Instrument Company. 
Mr. Katsaros is a member of both of the I.E.E.E. and 
Eta Kappa Nu. 
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